summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86TargetMachine.cpp
Commit message (Collapse)AuthorAgeFilesLines
...
* Triple::MinGW64 is deprecated and removed. We can use Triple::MinGW32 generally.NAKAMURA Takumi2011-02-171-2/+0
| | | | | | No one uses *-mingw64. mingw-w64 is represented as {i686|x86_64}-w64-mingw32. In llvm side, i686 and x64 can be treated as similar way. llvm-svn: 125747
* Fix whitespace.NAKAMURA Takumi2011-02-171-4/+4
| | | | llvm-svn: 125746
* Patches to build EFI with Clang/LLVM. By Carl Norum.Evan Cheng2011-02-011-2/+8
| | | | llvm-svn: 124639
* Add support for the --noexecstack option.Rafael Espindola2011-01-231-2/+3
| | | | llvm-svn: 124077
* Rename TargetFrameInfo into TargetFrameLowering. Also, put couple of FIXMEs ↵Anton Korobeynikov2011-01-101-1/+1
| | | | | | and fixes here and there. llvm-svn: 123170
* Move getInitialFrameState() to TargetFrameInfoAnton Korobeynikov2010-11-181-2/+2
| | | | llvm-svn: 119754
* First step of huge frame-related refactoring: move emit{Prologue,Epilogue} ↵Anton Korobeynikov2010-11-151-4/+1
| | | | | | out of TargetRegisterInfo to TargetFrameInfo, which is definitely much better suitable place llvm-svn: 119097
* Recommit 116056, now with the missing file...Cameron Esfahani2010-10-081-1/+2
| | | | llvm-svn: 116083
* va_args support for Win64.Anton Korobeynikov2010-10-031-2/+1
| | | | | | Patch by Cameron! llvm-svn: 115480
* Jim Asked us to move DataLayout on ARM back to the most specialized classes. DoRafael Espindola2010-10-031-5/+18
| | | | | | | | so and also change X86 for consistency. Investigating if this can be improved a bit. llvm-svn: 115469
* Use rip-rel addressing on win64 by default. For this we justAnton Korobeynikov2010-08-211-14/+18
| | | | | | defaults to small pic code model. llvm-svn: 111741
* Hookup ELF support for X86.Matt Fleming2010-08-161-2/+1
| | | | llvm-svn: 111173
* Print an error message when someone tries -integrated-as on an unsupported ↵Benjamin Kramer2010-08-041-1/+7
| | | | | | | | | | target. - The COFF backend doesn't support MingW/Cygwin at the moment, it'll report an error, but it's still much better than random assertions from the MachO backend. - We want to make ELF the default eventually, it's what the majority of targets use. llvm-svn: 110197
* Add relax all support to the COFF object streamer.Michael J. Spencer2010-07-311-1/+1
| | | | llvm-svn: 109947
* Make MC use Windows COFF on Windows and add tests.Michael J. Spencer2010-07-271-0/+2
| | | | llvm-svn: 109494
* Remove the X86::FP_REG_KILL pseudo-instruction and the X86FloatingPointRegKillJakob Stoklund Olesen2010-07-161-8/+0
| | | | | | | | | pass that inserted it. It is no longer necessary to limit the live ranges of FP registers to a single basic block. llvm-svn: 108536
* Allow x87 FP registers to be alive globally in a function.Jakob Stoklund Olesen2010-07-161-1/+6
| | | | | | | | | | | | | | | | FP_REG_KILL instructions are still inserted, but can be disabled by passing -live-x87 to llc. The X87FPRegKillInserterPass is going to be removed shortly. CFG edges are partioned into bundles where the x87 stack must be allocated identically. Code is insertad at the end of each basic block that shuffles the live FP registers to match the outgoing bundles expectations. This fix is in preparation for some upcoming register allocator improvements that may extend the live range of registers beyond a basic block, similar to LICM. It also provides a nice runtime speedup if you are building with -mfpmath=387. llvm-svn: 108529
* Reapply bottom-up fast-isel, with several fixes for x86-32:Dan Gohman2010-07-101-0/+4
| | | | | | | | | - Check getBytesToPopOnReturn(). - Eschew ST0 and ST1 for return values. - Fix the PIC base register initialization so that it doesn't ever fail to end up the top of the entry block. llvm-svn: 108039
* Reapply r107655 with fixes; insert the pseudo instruction intoDan Gohman2010-07-061-3/+3
| | | | | | | the block before calling the expansion hook. And don't put EFLAGS in a mbb's live-in list twice. llvm-svn: 107691
* Revert r107655.Dan Gohman2010-07-061-3/+3
| | | | llvm-svn: 107668
* Fix a bunch of custom-inserter functions to handle the case whereDan Gohman2010-07-061-3/+3
| | | | | | the pseudo instruction is not at the end of the block. llvm-svn: 107655
* Currently, createMachOStreamer() is invoked directly in llvm-mc whichMatt Fleming2010-05-211-0/+20
| | | | | | | | | isn't ideal if we want to be able to use another object file format. Add a createObjectStreamer() factory method so that the correct object file streamer can be instantiated for a given target triple. llvm-svn: 104318
* Implement a bunch more TargetSelectionDAGInfo infrastructure.Dan Gohman2010-05-111-1/+2
| | | | | | | | Move EmitTargetCodeForMemcpy, EmitTargetCodeForMemset, and EmitTargetCodeForMemmove out of TargetLowering and into SelectionDAGInfo to exercise this. llvm-svn: 103481
* Revert 102941, we're going to do this via attr and can justEric Christopher2010-05-051-8/+1
| | | | | | hack the code to turn it off when debugging. llvm-svn: 103083
* Add an option, defaulting to off, to disable the sse domain crossing opts.Eric Christopher2010-05-031-1/+8
| | | | llvm-svn: 102941
* Trim include.Evan Cheng2010-04-211-1/+0
| | | | llvm-svn: 101978
* Fix PR6696 and PR6663Jim Grosbach2010-04-061-0/+1
| | | | | | | | | | | | | | | | | When a frame pointer is not otherwise required, and dynamic stack alignment is necessary solely due to the spilling of a register with larger alignment requirements than the default stack alignment, the frame pointer can be both used as a general purpose register and a frame pointer. That goes poorly, for obvious reasons. This patch brings back a bit of old logic for identifying the use of such registers and conservatively reserves the frame pointer during register allocation in such cases. For now, implement for X86 only since it's 32-bit linux which is hitting this, and we want a targeted fix for 2.7. As a follow-on, this will be expanded to handle other targets, as theoretically the problem could arise elsewhere as well. llvm-svn: 100559
* Enable -sse-domain-fix by default. Now with tests!Jakob Stoklund Olesen2010-03-301-6/+1
| | | | llvm-svn: 99954
* Revert "Enable -sse-domain-fix by default. What could possibly go wrong?"Jakob Stoklund Olesen2010-03-301-1/+6
| | | | | | Not running 'make check-all' before committing is a bad idea. llvm-svn: 99933
* Enable -sse-domain-fix by default. What could possibly go wrong?Jakob Stoklund Olesen2010-03-301-6/+1
| | | | llvm-svn: 99931
* Add a late SSEDomainFix pass that twiddles SSE instructions to avoid domain ↵Jakob Stoklund Olesen2010-03-251-0/+15
| | | | | | | | | | | | | | | | | | | | | | crossings. On Nehalem and newer CPUs there is a 2 cycle latency penalty on using a register in a different domain than where it was defined. Some instructions have equvivalents for different domains, like por/orps/orpd. The SSEDomainFix pass tries to minimize the number of domain crossings by changing between equvivalent opcodes where possible. This is a work in progress, in particular the pass doesn't do anything yet. SSE instructions are tagged with their execution domain in TableGen using the last two bits of TSFlags. Note that not all instructions are tagged correctly. Life just isn't that simple. The SSE execution domain issue is very similar to the ARM NEON/VFP pipeline issue handled by NEONMoveFixPass. This pass may become target independent to handle both. llvm-svn: 99524
* Revert "Add a late SSEDomainFix pass that twiddles SSE instructions to avoid ↵Jakob Stoklund Olesen2010-03-231-15/+0
| | | | | | | | domain crossings." This reverts commit 99345. It was breaking buildbots. llvm-svn: 99352
* Add a late SSEDomainFix pass that twiddles SSE instructions to avoid domain ↵Jakob Stoklund Olesen2010-03-231-0/+15
| | | | | | | | | crossings. This is work in progress. So far, SSE execution domain tables are added to X86InstrInfo, and a skeleton pass is enabled with -sse-domain-fix. llvm-svn: 99345
* TargetRegistry: Fix create{AsmInfo,MCDisassembler} to return non-const objects.Daniel Dunbar2010-03-201-1/+1
| | | | llvm-svn: 99097
* MC/X86: Add stub AsmBackend.Daniel Dunbar2010-02-211-0/+6
| | | | llvm-svn: 96763
* Preliminary patch to improve dwarf EH generation - Hooks to return ↵Anton Korobeynikov2010-02-151-29/+0
| | | | | | Personality / FDE / LSDA / TType encoding depending on target / options (e.g. code model / relocation model) - MCIzation of Dwarf EH printer to use encoding information - Stub generation for ELF target (needed for indirect references) - Some other small changes here and there llvm-svn: 96285
* Drop winmcasminfo and use normal AT&T COFF for all windows targets.Anton Korobeynikov2010-02-141-2/+1
| | | | | | | Otherwise AT&T asm printer is used with non-compatible MCAsmInfo and there is no way to override this behaviour. llvm-svn: 96165
* rip out the 'heinous' x86 MCCodeEmitter implementation.Chris Lattner2010-02-131-3/+2
| | | | | | | We still have the templated X86 JIT emitter, *and* the almost-copy in X86InstrInfo for getting instruction sizes. llvm-svn: 96059
* Run codegen dce pass for all targets at all optimization levels. Previously it'sEvan Cheng2010-02-061-4/+0
| | | | | | | | | | only run for x86 with fastisel. I've found it being very effective in eliminating some obvious dead code as result of formal parameter lowering especially when tail call optimization eliminated the need for some of the loads from fixed frame objects. It also shrinks a number of the tests. A couple of tests no longer make sense and are now eliminated. llvm-svn: 95493
* stub out a new X86 encoder, which can be tried withChris Lattner2010-02-031-0/+1
| | | | | | -enable-new-x86-encoder until its stable. llvm-svn: 95256
* rename createX86MCCodeEmitter to more accurately reflect what it creates.Chris Lattner2010-02-031-2/+4
| | | | llvm-svn: 95254
* remove dead code.Chris Lattner2010-02-021-23/+0
| | | | llvm-svn: 95144
* eliminate all the dead addSimpleCodeEmitter implementations.Chris Lattner2010-02-021-21/+0
| | | | | | | eliminate random "code emitter" stuff in Alpha, except for the JIT path. Next up, remove the template cruft. llvm-svn: 95131
* For aligned load/store instructions, it's only required to know whether aJim Grosbach2010-01-191-3/+0
| | | | | | | | | | | function can support dynamic stack realignment. That's a much easier question to answer at instruction selection stage than whether the function actually will have dynamic alignment prologue. This allows the removal of the stack alignment heuristic pass, and improves code quality for cases where the heuristic would result in dynamic alignment code being generated when it was not strictly necessary. llvm-svn: 93885
* Even more explanation.Bill Wendling2010-01-191-0/+12
| | | | llvm-svn: 93841
* - Add getLSDAEncoding to the PowerPC backend.Bill Wendling2010-01-181-1/+8
| | | | | | - Greatly improve the comments to the getLSDAEncoding method. llvm-svn: 93796
* Add FIXME comment.Bill Wendling2010-01-181-0/+3
| | | | llvm-svn: 93755
* - Add a comment to the callback indicating that it's *extremely* not a goodBill Wendling2010-01-181-2/+2
| | | | | | | | idea, but unfortunately necessary. - Default to using 4-bytes for the LSDA pointer encoding to agree with the encoded value in the CIE. llvm-svn: 93753
* Retrying r91337:Bill Wendling2010-01-161-0/+7
| | | | | | | | The CIE says that the LSDA point in the FDE section is an "sdata4". That's fine, but we need it to actually be 4-bytes in the FDE for some platforms. Allow individual platforms to decide for themselves. llvm-svn: 93616
* Fixed library dependencies between the X86 disassembler andSean Callanan2009-12-221-4/+0
| | | | | | X86 codegen that were causing circular symbol dependencies. llvm-svn: 91871
OpenPOWER on IntegriCloud