summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/TargetMachine.cpp
Commit message (Collapse)AuthorAgeFilesLines
...
* Clean up a lot of the code I added yesterday by exposing the IntrinsicLoweringChris Lattner2003-12-281-17/+25
| | | | | | implementation from the TargetMachine directly. llvm-svn: 10636
* Put all LLVM code into the llvm namespace, as per bug 109.Brian Gaeke2003-11-111-0/+4
| | | | llvm-svn: 9903
* Added LLVM project notice to the top of every C++ source file.John Criswell2003-10-201-0/+7
| | | | | | Header files will be on the way. llvm-svn: 9298
* The promotion rules are the same for all targets, they are set by the C ↵Chris Lattner2003-04-261-9/+3
| | | | | | standard. llvm-svn: 5962
* Rename MachineOptInfo to TargetoptInfoChris Lattner2002-12-291-4/+4
| | | | | | Rename MachineCacheInfo to TargetCacheInfo llvm-svn: 5203
* Implement findOptimalStorageSize a bit more generallyChris Lattner2002-10-291-15/+7
| | | | llvm-svn: 4416
* Seperate code out of TargetMachine into MachineInstrInfoChris Lattner2002-10-281-62/+3
| | | | llvm-svn: 4368
* Move addPassesToEmitAssembly from TargetMachine to UltraSparc because itChris Lattner2002-10-281-122/+0
| | | | | | really is sparc specific. llvm-svn: 4308
* Changed `MachineCodeForMethod' to `MachineFunction'.Misha Brukman2002-10-281-3/+3
| | | | llvm-svn: 4301
* Run LICM before GCSE!Vikram S. Adve2002-10-131-1/+1
| | | | llvm-svn: 4135
* Disable reassociation pass in LLC until it is fixed.Vikram S. Adve2002-09-231-1/+1
| | | | llvm-svn: 3883
* Changed codegen to add 2 empty slots at the top of stack using StackSlots passAnand Shukla2002-09-211-0/+5
| | | | llvm-svn: 3873
* Add peephole optimization pass at the end of code generation.Vikram S. Adve2002-09-201-5/+7
| | | | llvm-svn: 3846
* Move all the code that creates code generation passes from Sparc.cpp toVikram S. Adve2002-09-161-0/+119
| | | | | | | | TargetMachine.cpp, since it is entirely machine-independent. Also, add options to disable optional back-end passes (preselection and instr. scheduling). llvm-svn: 3740
* Added class MachineCacheInfo.Vikram S. Adve2001-11-091-1/+27
| | | | llvm-svn: 1229
* Add handle to TargetMachine object in all Machine...Info classes.Vikram S. Adve2001-11-081-2/+4
| | | | llvm-svn: 1197
* Renamed files to match the main classes they provide.Vikram S. Adve2001-09-181-19/+25
| | | | | | Some other minor changes. llvm-svn: 615
* Add a commentChris Lattner2001-09-141-0/+1
| | | | llvm-svn: 571
* Break scheduling infrastructure out of TargetMachine.cpp into SchedInfo.cppChris Lattner2001-09-141-212/+10
| | | | llvm-svn: 569
* Split Target/Machine.h into three files:Chris Lattner2001-09-141-0/+1
| | | | | | | | | * Machine.h * InstInfo.h * SchedInfo.h TODO: Split out reg info stuff llvm-svn: 567
* Make a new llvm/Target #include directory.Chris Lattner2001-09-141-0/+279
Move files from lib/CodeGen/TargetMachine to lib/Target Move TargetData.h and TargetMachine.h to Target/{Data.h|Machine.h} Prepare to split TargetMachine.h into several smaller files llvm-svn: 566
OpenPOWER on IntegriCloud