| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
| |
There's nothing else to bother trying to shrink these.
llvm-svn: 223686
|
|
|
|
| |
llvm-svn: 221922
|
|
|
|
| |
llvm-svn: 220067
|
|
|
|
| |
llvm-svn: 220065
|
|
|
|
| |
llvm-svn: 220063
|
|
|
|
| |
llvm-svn: 218223
|
|
|
|
| |
llvm-svn: 217892
|
|
|
|
| |
llvm-svn: 217730
|
|
|
|
| |
llvm-svn: 216823
|
|
|
|
|
|
|
|
|
|
|
| |
shorter/easier and have the DAG use that to do the same lookup. This
can be used in the future for TargetMachine based caching lookups from
the MachineFunction easily.
Update the MIPS subtarget switching machinery to update this pointer
at the same time it runs.
llvm-svn: 214838
|
|
|
|
|
|
| |
information and update all callers. No functional change.
llvm-svn: 214781
|
|
|
|
| |
llvm-svn: 214569
|
|
|
|
|
|
|
|
|
|
| |
Abs/neg folding has moved out of foldOperands and into the instruction
selection phase using complex patterns. As a consequence of this
change, we now prefer to select the 64-bit encoding for most
instructions and the modifier operands have been dropped from
integer VOP3 instructions.
llvm-svn: 214467
|
|
|
|
|
|
|
| |
This will prevent us from using extra MOV instructions once we prefer
selecting 64-bit instructions.
llvm-svn: 214464
|
|
|
|
|
|
|
|
| |
We were commuting the instruction by still shrinking it using the
original opcode.
NOTE: This is a candidate for the 3.5 branch.
llvm-svn: 214463
|
|
This pass converts 64-bit instructions to 32-bit when possible.
llvm-svn: 213561
|