summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/R600/SIInsertWaits.cpp
Commit message (Collapse)AuthorAgeFilesLines
* Don't cache the instruction and register info from the TargetMachine, becauseBill Wendling2013-06-071-7/+9
| | | | | | | | the internals of TargetMachine could change. No functionality change intended. llvm-svn: 183561
* R600/SI: fix inserting waits for all definesChristian Konig2013-03-181-15/+1
| | | | | | | | | | Unfortunately the previous fix for inserting waits for unordered defines wasn't sufficient, cause it's possible that even ordered defines are only partially used (or not used at all). Signed-off-by: Christian König <christian.koenig@amd.com> Reviewed-by: Tom Stellard <thomas.stellard@amd.com> llvm-svn: 177271
* R600/SI: fix inserting waits for unordered definesChristian Konig2013-03-011-2/+21
| | | | | Signed-off-by: Christian König <christian.koenig@amd.com> llvm-svn: 176342
* R600: Proper insert S_WAITCNT instructionsTom Stellard2013-01-181-0/+353
Some instructions like memory reads/writes are executed asynchronously, so we need to insert S_WAITCNT instructions to block before accessing their results. Previously we have just inserted S_WAITCNT instructions after each async instruction, this patch fixes this and adds a prober insertion pass. Patch by: Christian König Tested-by: Michel Dänzer <michel.daenzer@amd.com> Reviewed-by: Tom Stellard <thomas.stellard@amd.com> Signed-off-by: Christian König <deathsimple@vodafone.de> llvm-svn: 172846
OpenPOWER on IntegriCloud