summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/IA64
Commit message (Collapse)AuthorAgeFilesLines
...
* Foundation for call frame information.Jim Laskey2006-04-072-1/+7
| | | | llvm-svn: 27491
* Expose base register for DwarfWriter. Refactor code accordingly.Jim Laskey2006-03-282-12/+4
| | | | llvm-svn: 27225
* Translate llvm target registers to dwarf register numbers properly.Jim Laskey2006-03-271-1/+1
| | | | llvm-svn: 27180
* #include Intrinsics.h into all dag iselsChris Lattner2006-03-251-0/+1
| | | | llvm-svn: 27109
* Add dwarf register numbering to register data.Jim Laskey2006-03-241-169/+332
| | | | llvm-svn: 27081
* Add support to locate local variables in frames (early version.)Jim Laskey2006-03-232-0/+16
| | | | llvm-svn: 26994
* Eliminate IntrinsicLowering from TargetMachine.Chris Lattner2006-03-232-7/+3
| | | | | | Make the CBE and V9 backends create their own, since they're the only ones that use it. llvm-svn: 26974
* Remove BRTWOWAY*Nate Begeman2006-03-171-2/+0
| | | | | | | | Make the PPC backend not dependent on BRTWOWAY_CC and make the branch selector smarter about the code it generates, fixing a case in the readme. llvm-svn: 26814
* Added getTargetLowering() to TargetMachine. Refactored targets to support this.Evan Cheng2006-03-136-16/+22
| | | | llvm-svn: 26742
* Add support for 'special' llvm globals like debug info and static ctors/dtors.Chris Lattner2006-03-091-0/+4
| | | | llvm-svn: 26628
* doo de dooDuraid Madina2006-03-081-148/+158
| | | | llvm-svn: 26614
* Copysign needs to be expanded everywhere. Note that Alpha and IA64 shouldChris Lattner2006-03-051-0/+4
| | | | | | implement copysign as a native op if they have it. llvm-svn: 26541
* distinguish between objects and register names, now we can have stuffDuraid Madina2006-02-161-6/+12
| | | | | | | | with names like "f84", "in6" etc etc. this should fix one or two tests llvm-svn: 26232
* Switch targets over to using SelectionDAG::getCALLSEQ_START to createChris Lattner2006-02-131-2/+1
| | | | | | CALLSEQ_START nodes. llvm-svn: 26143
* fix storing booleans (grawp missed this one)Duraid Madina2006-02-111-3/+3
| | | | llvm-svn: 26120
* now short immediates will get matched (previously constants were allDuraid Madina2006-02-111-5/+3
| | | | | | triggering movl 64bit imm fat instructions) llvm-svn: 26119
* Match getTargetNode() changes (now return SDNode* instead of SDOperand).Evan Cheng2006-02-091-64/+78
| | | | llvm-svn: 26085
* Change Select() fromEvan Cheng2006-02-091-48/+82
| | | | | | | | SDOperand Select(SDOperand N); to void Select(SDOperand &Result, SDOperand N); llvm-svn: 26067
* Use SelectRoot() as entry of any tblgen based isel.Evan Cheng2006-02-051-1/+2
| | | | llvm-svn: 25997
* Fix some of the stuff in the PPC README file, and clean up legalizationNate Begeman2006-02-011-0/+4
| | | | | | of the SELECT_CC, BR_CC, and BRTWOWAY_CC nodes. llvm-svn: 25875
* Allow the specification of explicit alignments for constant pool entries.Evan Cheng2006-01-311-2/+4
| | | | llvm-svn: 25855
* Targets all now request ConstantFP to be legalized into TargetConstantFP.Chris Lattner2006-01-292-1/+2
| | | | | | 'fpimm' in .td files is now TargetConstantFP. llvm-svn: 25771
* Implement Promote for VAARG, and allow it to be custom promoted for peopleNate Begeman2006-01-281-1/+1
| | | | | | who don't want the default behavior (Alpha). llvm-svn: 25726
* Remove some dead codeChris Lattner2006-01-282-35/+0
| | | | llvm-svn: 25719
* Remove TLI.LowerReturnTo, and just let targets custom lower ISD::RET forNate Begeman2006-01-272-61/+31
| | | | | | | the same functionality. This addresses another piece of bug 680. Next, on to fixing Alpha VAARG, which I broke last time. llvm-svn: 25696
* PHI and INLINEASM are now built-in instructions provided by Target.tdChris Lattner2006-01-272-4/+1
| | | | llvm-svn: 25674
* fix stack corruption! Previously, 16-byte whole-FP-register stores wereDuraid Madina2006-01-261-4/+7
| | | | | | | | | | | | | | | being treated as needing only 8 bytes (though they were 16 byte aligned.) This should fix a bunch of tests - anyone have any comments, though? - in Target.td , SpillSize and SpillAlignment seem dead - is this what Size and Alignment do now? - in CodeGenRegisters.h/CodeGenTarget.cpp , DeclaredSpillSize and DeclaredSpillAlignment seem dead. - there are a bunch of comments here and there that don't clearly distinguish between 'size' and 'spillsize' etc. hmm. llvm-svn: 25644
* some hooveringDuraid Madina2006-01-263-9/+13
| | | | llvm-svn: 25643
* Set SchedulingForLatency to be the default scheduling preference for all.Evan Cheng2006-01-251-1/+0
| | | | llvm-svn: 25607
* First part of bug 680:Nate Begeman2006-01-252-42/+28
| | | | | | | Remove TLI.LowerVA* and replace it with SDNodes that are lowered the same way as everything else. llvm-svn: 25606
* Default scheduling preference is SchedulingForLatency.Evan Cheng2006-01-251-0/+1
| | | | llvm-svn: 25603
* add bundling! well not really, for now it's just stop-insertion.Duraid Madina2006-01-256-154/+277
| | | | llvm-svn: 25593
* die, die!! r15, you are not callee-savedDuraid Madina2006-01-231-1/+0
| | | | llvm-svn: 25527
* fix register corruption! (my god.) r15 is a scratch reg, using that asDuraid Madina2006-01-233-11/+13
| | | | | | | a frame pointer is a pretty doofus thing to do. use r5 instead, and mark it callee-saved, coz that's what it is! llvm-svn: 25526
* Add explicit #includes of <iostream>Chris Lattner2006-01-223-1/+3
| | | | llvm-svn: 25515
* insignificant, but next up is proper stack frame layout!Duraid Madina2006-01-211-1/+2
| | | | llvm-svn: 25497
* remove RET hack, add proper support for rets (watching out for ret voids)Duraid Madina2006-01-204-56/+89
| | | | llvm-svn: 25486
* fix sext breakage: now we correctly deal with functions that returnDuraid Madina2006-01-202-1/+5
| | | | | | int vs uint llvm-svn: 25478
* fix storing bools! eek!Duraid Madina2006-01-202-8/+5
| | | | llvm-svn: 25476
* fix boolean XOR (which fixes up comparisons..)Duraid Madina2006-01-191-1/+4
| | | | llvm-svn: 25462
* BOOM!Duraid Madina2006-01-191-2417/+0
| | | | llvm-svn: 25460
* click clickDuraid Madina2006-01-191-5/+3
| | | | llvm-svn: 25459
* fix calls that return f32Duraid Madina2006-01-191-2/+7
| | | | llvm-svn: 25455
* oops, this shouldn't have gotten inDuraid Madina2006-01-171-2/+0
| | | | llvm-svn: 25388
* use proper (82-bit) spills/fills when spilling FP regs, so thatDuraid Madina2006-01-173-3/+11
| | | | | | | divides don't get broken. this fixes obsequi, smg2000, and probably a bunch of other stuff (tm) llvm-svn: 25385
* fixing dividesDuraid Madina2006-01-171-12/+9
| | | | llvm-svn: 25383
* fixing divides: FP should now be 100%, and integers are fine tooDuraid Madina2006-01-161-17/+24
| | | | | | | unless you try to div/mod 0 by anything, in which case you will get some cute number, and not 0, which is bad. llvm-svn: 25358
* fix division! again!! pattern isel, prepare to die.Duraid Madina2006-01-162-101/+118
| | | | llvm-svn: 25353
* explain that r12 is the stack pointer regDuraid Madina2006-01-152-33/+5
| | | | llvm-svn: 25336
* Cleanup IA64ISD, tell the graph drawer what the symbolic names for the enums ↵Chris Lattner2006-01-142-14/+11
| | | | | | are. llvm-svn: 25324
OpenPOWER on IntegriCloud