summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp
Commit message (Collapse)AuthorAgeFilesLines
...
* Add support for Hexagon Architectural feature, New Value Jump.Sirish Pande2012-04-131-3/+23
| | | | llvm-svn: 154696
* Silence various build warnings from Hexagon backend that show up in release ↵Craig Topper2012-04-131-207/+203
| | | | | | builds. Mostly converting 'assert(0)' to 'llvm_unreachable' to silence warnings about missing returns. Also fold some variable declarations into asserts to prevent the variables from being unused in release builds. llvm-svn: 154660
* HexagonPacketizer patch.Sirish Pande2012-04-121-2/+1011
| | | | llvm-svn: 154616
* Hexagon: enable assembler output through the MC layer.Evandro Menezes2012-04-121-1/+1
| | | | llvm-svn: 154597
* Reorder includes in Target backends to following coding standards. Remove ↵Craig Topper2012-03-171-1/+1
| | | | | | some superfluous forward declarations. llvm-svn: 152997
* Efficient pattern for store truncate. Patch by Evandro Menezes.Sirish Pande2012-02-221-1/+0
| | | | llvm-svn: 151166
* Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, ↵Jia Liu2012-02-181-1/+1
| | | | | | MSP430, PPC, PTX, Sparc, X86, XCore. llvm-svn: 150878
* Optimize redundant sign extends and negation of predicates.Sirish Pande2012-02-151-16/+472
| | | | llvm-svn: 150606
* Revert "Optimize redundant sign extends and negation of predicates"Eric Christopher2012-02-151-472/+16
| | | | | | | | as it's breaking the build. This reverts commit 11241abca5e2a313412fed594bb9d9fa2a2057fb. llvm-svn: 150604
* Optimize redundant sign extends and negation of predicatesSirish Pande2012-02-151-16/+472
| | | | llvm-svn: 150601
* Use TSFlag bit to describe instruction properties.Brendon Cahoon2012-02-081-206/+2
| | | | | | | | Creating the isPredicated TSFlag enables the code to use the property defined in the instruction format instead of using a large switch statement. llvm-svn: 150078
* Convert assert(0) to llvm_unreachableCraig Topper2012-02-071-9/+6
| | | | llvm-svn: 149961
* Hexagon: Remove forbidden iostream includes (it introduces static initializers)Benjamin Kramer2012-02-061-6/+3
| | | | | | Reorder includes while at it. llvm-svn: 149863
* VLIW specific scheduler framework that utilizes deterministic finite ↵Andrew Trick2012-02-011-0/+30
| | | | | | | | | | automaton (DFA). This new scheduler plugs into the existing selection DAG scheduling framework. It is a top-down critical path scheduler that tracks register pressure and uses a DFA for pipeline modeling. Patch by Sergei Larin! llvm-svn: 149547
* More dead code removal (using -Wunreachable-code)David Blaikie2012-01-201-2/+0
| | | | llvm-svn: 148578
* Clean up some Release build warnings.Benjamin Kramer2011-12-271-9/+4
| | | | llvm-svn: 147289
* Add MCTargetDesc library to Hexagon targetTony Linthicum2011-12-151-1/+0
| | | | llvm-svn: 146692
* Hexagon backend supportTony Linthicum2011-12-121-0/+1460
llvm-svn: 146412
OpenPOWER on IntegriCloud