summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* [Hexagon] Convert HVX vector constants of i1 to i8Krzysztof Parzyszek2017-08-011-0/+36
* TargetLowering: Change isShuffleMaskLegal's mask argument type to ArrayRef<in...Zvi Rackover2017-07-261-2/+2
* [Hexagon] Add inline-asm constraint 'a' for modifier register classKrzysztof Parzyszek2017-07-211-2/+10
* [SystemZ, LoopStrengthReduce]Jonas Paulsson2017-07-211-1/+1
* [Hexagon] Remove custom lowering of loads of v4i16Krzysztof Parzyszek2017-07-171-82/+1
* [Hexagon] Replace ISD opcode VPACK with VPACKE/VPACKO, NFCKrzysztof Parzyszek2017-07-141-11/+9
* [Hexagon] Use VSPLAT instead of COMBINE for vectors of type v2i32, NFCKrzysztof Parzyszek2017-07-131-23/+21
* [Hexagon] Do not rely on callee-saved info in hasFPKrzysztof Parzyszek2017-07-111-2/+7
* [Hexagon] Convert typed ISD opcodes to generic ones, NFCKrzysztof Parzyszek2017-07-101-19/+13
* [Hexagon] Remove unused ISD opcodes, NFCKrzysztof Parzyszek2017-07-101-15/+0
* [Hexagon] Implement frame pointer elimination with -fomit-frame-pointerKrzysztof Parzyszek2017-06-301-41/+36
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-061-2/+2
* [Hexagon] Improve code generation for 32x32-bit multiplicationKrzysztof Parzyszek2017-05-301-5/+1
* [SelectionDAG] Set ISD::FPOWI to Expand by defaultCraig Topper2017-05-301-1/+1
* Add extra operand to CALLSEQ_START to keep frame part set up previouslySerge Pavlov2017-05-091-2/+1
* [Hexagon] Add extenders for GD_PLT_B22_PCREL and LD_PLT_B22_PCRELKrzysztof Parzyszek2017-05-021-1/+6
* DAG: Make mayBeEmittedAsTailCall parameter constMatt Arsenault2017-04-181-1/+1
* [Hexagon] Implement HexagonTargetLowering::CanLowerReturnKrzysztof Parzyszek2017-04-131-12/+13
* [Hexagon] Fix "LowerFormalArguments emitted a value with the wrong type!" ass...Krzysztof Parzyszek2017-04-131-1/+1
* [Hexagon] Properly handle 'q' constraint in 128-byte vector modeKrzysztof Parzyszek2017-03-021-22/+10
* [Hexagon] Fix lowering of formal arguments of type i1Krzysztof Parzyszek2017-03-011-3/+20
* [Hexagon] Patterns for CTPOP, BSWAP and BITREVERSEKrzysztof Parzyszek2017-02-231-15/+7
* [Hexagon] Implement @llvm.readcyclecounter()Krzysztof Parzyszek2017-02-221-0/+15
* [Hexagon] Start using regmasks on callsKrzysztof Parzyszek2017-02-171-22/+29
* Revert "[Hexagon] Start using regmasks on calls"Rafael Espindola2017-02-171-29/+22
* [Hexagon] Start using regmasks on callsKrzysztof Parzyszek2017-02-161-22/+29
* [Hexagon] Fix some Clang-tidy modernize and Include What You Use warnings; ot...Eugene Zelenko2016-12-171-21/+32
* [Hexagon] Separate Hexagon subreg indices for different register classesKrzysztof Parzyszek2016-11-091-12/+10
* [Hexagon] Relocate pattern-related bits to proper placesKrzysztof Parzyszek2016-11-051-14/+0
* [Hexagon] Do not expand ISD::SELECT for HVX vectorsKrzysztof Parzyszek2016-10-271-4/+7
* Target: Change various section classifiers in TargetLoweringObjectFile to tak...Peter Collingbourne2016-10-241-1/+2
* Use __func__ directly now that all supported compilers support itReid Kleckner2016-10-201-1/+1
* getVectorElementType().getSizeInBits() -> getScalarSizeInBits() ; NFCISanjay Patel2016-09-141-1/+1
* getValueType().getSizeInBits() -> getValueSizeInBits() ; NFCISanjay Patel2016-09-141-4/+3
* [Hexagon] Better handling of HVX vector loweringKrzysztof Parzyszek2016-09-131-4/+14
* [Hexagon] Expand sext- and zextloads of vector types, not just extloadsKrzysztof Parzyszek2016-09-081-1/+5
* [Hexagon] Fix subesthetic indentationKrzysztof Parzyszek2016-08-191-46/+45
* [Hexagon] Allow i1 values for 'r' constraint in inline-asmKrzysztof Parzyszek2016-08-191-2/+3
* [Hexagon] Do not cache alloca instructions during iselKrzysztof Parzyszek2016-08-191-14/+0
* [Hexagon] Allow tail-call optimization when mixing C and fast calling convKrzysztof Parzyszek2016-08-191-3/+9
* [Hexagon] Improvements to handling and generation of FP instructionsKrzysztof Parzyszek2016-08-191-0/+7
* [SelectionDAG] Rename fextend -> fpextend, fround -> fpround, frnd -> froundMichael Kuperstein2016-08-181-1/+1
* [Hexagon] Standardize next batch of pseudo instructionsKrzysztof Parzyszek2016-08-161-1/+1
* Fix unsupported relocation type R_HEX_6_X' for symbol .rodataRon Lieberman2016-08-131-2/+9
* [Hexagon] Standardize pseudo-instructions for calls and returnsKrzysztof Parzyszek2016-08-121-5/+5
* [Hexagon] Remove unneeded/unused ISD opcodes ARGEXTEND and FCONST32Krzysztof Parzyszek2016-08-101-2/+0
* [Hexagon] Add pattern for 64-bit mulhsKrzysztof Parzyszek2016-08-081-1/+0
* [Hexagon] Do not check alignment for unsized types in isLegalAddressingModeKrzysztof Parzyszek2016-08-031-7/+16
* [Hexagon] Improvements to address mode checks in TargetLoweringKrzysztof Parzyszek2016-08-021-2/+35
* [Hexagon] Tidy up some code, NFC: reapply r277372 with a fixKrzysztof Parzyszek2016-08-011-96/+101
OpenPOWER on IntegriCloud