summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Alpha
Commit message (Collapse)AuthorAgeFilesLines
...
* a 21264 fix, and fix the operator precidence on an and -> zap check (should ↵Andrew Lenharth2005-04-142-3/+11
| | | | | | fix hundreds of test cases llvm-svn: 21302
* WOW, function calls still seem to work after this.Andrew Lenharth2005-04-133-19/+30
| | | | llvm-svn: 21286
* prepare for func call optimizationAndrew Lenharth2005-04-131-1/+1
| | | | llvm-svn: 21285
* add matches for SxADDL and company, as well as simplify the SxADDQ codeAndrew Lenharth2005-04-131-78/+48
| | | | llvm-svn: 21281
* added all flavors of zap for andingAndrew Lenharth2005-04-131-0/+20
| | | | llvm-svn: 21276
* Remove support for ZERO_EXTEND_INREG. This pessimizes code, genering stuffChris Lattner2005-04-131-21/+0
| | | | | | | | | | | | | | | | | like this: ldah $1,1($31) lda $1,-1($1) and $0,$1,$24 instead of this: zap $0,252,$24 To get this back, the selector should recognize the ISD::AND case where this happens and emit the appropriate ZAP instruction. llvm-svn: 21270
* Get rid of idefs for arguments (oops)Andrew Lenharth2005-04-121-5/+5
| | | | llvm-svn: 21251
* Get rid of idefs for argumentsAndrew Lenharth2005-04-121-5/+28
| | | | llvm-svn: 21250
* This target does not support/want ISD::BRCONDTWOWAYChris Lattner2005-04-091-0/+1
| | | | llvm-svn: 21164
* collect a few statistics, factor constants (constant loading and mult), fix ↵Andrew Lenharth2005-04-081-10/+66
| | | | | | logic operation pattern matchs, supress FP div when int dividing by a constant llvm-svn: 21156
* Alpha zero extends setcc resultsAndrew Lenharth2005-04-071-0/+1
| | | | llvm-svn: 21149
* fix a small optimization opertunity and make gcc happyAndrew Lenharth2005-04-071-3/+1
| | | | llvm-svn: 21143
* fixup magic constant making code. tested by thousands of random ↵Andrew Lenharth2005-04-071-10/+10
| | | | | | divisions.... by 10000. ok, so random divisors would be good too, but this at least fixes some things llvm-svn: 21140
* lowercase instructions, makes diff happierAndrew Lenharth2005-04-071-71/+71
| | | | llvm-svn: 21139
* It wasn't happy about this eitherAndrew Lenharth2005-04-071-1/+1
| | | | llvm-svn: 21133
* Yea, it wasn't happyAndrew Lenharth2005-04-071-0/+1
| | | | llvm-svn: 21132
* Make these 64 bit constants so that this compiles on x86-32 as well.Alkis Evlogimenos2005-04-061-6/+6
| | | | llvm-svn: 21125
* added sdiv by 2^k and works for neg divisors alsoAndrew Lenharth2005-04-061-10/+59
| | | | llvm-svn: 21124
* fix copy/paste errors, and add imm support to SxADDQ and SxSUBQAndrew Lenharth2005-04-061-8/+32
| | | | llvm-svn: 21121
* Added Nate's div by constant stuff, also scaled operations!Andrew Lenharth2005-04-061-19/+250
| | | | llvm-svn: 21116
* added lowerargs support for varargsAndrew Lenharth2005-04-052-39/+73
| | | | llvm-svn: 21101
* is this simpler? I think it is simpler.Andrew Lenharth2005-04-031-85/+83
| | | | llvm-svn: 21064
* fix 101 regressionsAndrew Lenharth2005-04-031-3/+3
| | | | llvm-svn: 21063
* Select optimizationAndrew Lenharth2005-04-022-56/+143
| | | | llvm-svn: 21051
* Try several things. 1) drop /i from FP ops 2) factor out FP to Int moves ↵Andrew Lenharth2005-04-022-94/+120
| | | | | | and provide 21264 support for those 3) match not 4) match ornot andnot xornot llvm-svn: 21046
* FNEG/FABS/UNDEFAndrew Lenharth2005-04-021-3/+13
| | | | llvm-svn: 21029
* FNEG/FABSAndrew Lenharth2005-04-021-4/+17
| | | | llvm-svn: 21028
* This target doesn't support fabs/fneg yet.Chris Lattner2005-04-021-0/+4
| | | | llvm-svn: 21010
* make fp div trick dependend on flagAndrew Lenharth2005-03-311-2/+2
| | | | llvm-svn: 20967
* PCMarker support for DAG and AlphaAndrew Lenharth2005-03-312-0/+17
| | | | llvm-svn: 20965
* yea, fine DuraidAndrew Lenharth2005-03-301-1/+1
| | | | llvm-svn: 20942
* Fix up some types and constantsAndrew Lenharth2005-03-292-7/+5
| | | | llvm-svn: 20928
* Change interface to LowerCallTo to take a boolean isVarArg argument.Nate Begeman2005-03-261-4/+4
| | | | llvm-svn: 20842
* Remove comments that are now meaningless from the pattern ISels, at Chris'sNate Begeman2005-03-241-2/+1
| | | | | | request. llvm-svn: 20804
* don't lie to the register allocatorAndrew Lenharth2005-03-231-2/+2
| | | | llvm-svn: 20784
* hum, it is good to use real instructionsAndrew Lenharth2005-03-221-2/+2
| | | | llvm-svn: 20769
* two things: 1)evilness reduction patch, reduces the number of instructions ↵Andrew Lenharth2005-03-222-9/+58
| | | | | | hiding in the small jump CC moving code. 2)implement div of small data types by FP DIV (also reduces evilness and should speed things up) llvm-svn: 20756
* Fix the missing symbols problem Bill was hitting. Patch contributed byChris Lattner2005-03-171-0/+1
| | | | | | Bill Wendling!! llvm-svn: 20649
* sure, I can set a flag, but if I never check it, why bother setting it? ↵Andrew Lenharth2005-03-152-3/+5
| | | | | | Should fix 20 programs :) llvm-svn: 20623
* This mega patch converts us from using Function::a{iterator|begin|end} toChris Lattner2005-03-152-2/+2
| | | | | | | | using Function::arg_{iterator|begin|end}. Likewise Module::g* -> Module::global_*. This patch is contributed by Gabor Greif, thanks! llvm-svn: 20597
* FP 0.0 setcc optimization, and generate short branch sequence for setcc(FP) ↵Andrew Lenharth2005-03-142-19/+37
| | | | | | rather than stack usage llvm-svn: 20589
* Should fix mesaAndrew Lenharth2005-03-131-1/+1
| | | | llvm-svn: 20577
* remove a pseudo instruction and improve inline constant generationAndrew Lenharth2005-03-112-6/+29
| | | | llvm-svn: 20563
* some typoes and .bss isn't liked, at allAndrew Lenharth2005-03-101-4/+4
| | | | llvm-svn: 20542
* minor correction for Register that isn't usedAndrew Lenharth2005-03-091-2/+2
| | | | llvm-svn: 20535
* don't break the build on 32-bit hosts.Chris Lattner2005-03-051-2/+2
| | | | llvm-svn: 20455
* fix data size stuff for architectures with bit challenged data typesAndrew Lenharth2005-03-051-4/+4
| | | | llvm-svn: 20453
* fix up stack pointer adjustmentsAndrew Lenharth2005-03-041-18/+22
| | | | llvm-svn: 20442
* fix FCMOVxx typo, set rem and div to hardcode target reg to be the same as ↵Andrew Lenharth2005-03-042-35/+65
| | | | | | the one the assembler uese, update ISel to put values in regs used by assembler for rem and div llvm-svn: 20434
* turn on IEEE for comparesAndrew Lenharth2005-03-031-4/+4
| | | | llvm-svn: 20425
OpenPOWER on IntegriCloud