summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Alpha
Commit message (Collapse)AuthorAgeFilesLines
...
* Friendly namesAndrew Lenharth2006-01-162-1/+19
| | | | llvm-svn: 25364
* bswap implementationNate Begeman2006-01-141-0/+1
| | | | llvm-svn: 25312
* make DAG isel the defaultAndrew Lenharth2006-01-131-3/+3
| | | | llvm-svn: 25282
* expand unsupported stacksave/stackrestore nodesChris Lattner2006-01-131-0/+4
| | | | llvm-svn: 25272
* Add bswap, rotl, and rotr nodesNate Begeman2006-01-111-0/+2
| | | | | | | | | Add dag combiner code to recognize rotl, rotr Add ppc code to match rotl Targets should add rotl/rotr patterns if they have them llvm-svn: 25222
* this pattern was bogusAndrew Lenharth2006-01-111-2/+1
| | | | llvm-svn: 25197
* Int immediate loading fixAndrew Lenharth2006-01-101-1/+1
| | | | llvm-svn: 25182
* proper branch not equal sequenceAndrew Lenharth2006-01-091-0/+4
| | | | llvm-svn: 25159
* make 0 codegen much betterAndrew Lenharth2006-01-061-0/+4
| | | | llvm-svn: 25131
* unbreak the build, these are now in TargetSelectionDAG.tdChris Lattner2006-01-051-3/+0
| | | | llvm-svn: 25109
* Had expand logic backward.Jim Laskey2006-01-051-0/+2
| | | | llvm-svn: 25105
* Added initial support for DEBUG_LABEL allowing debug specific labels to beJim Laskey2006-01-051-1/+0
| | | | | | inserted in the code. llvm-svn: 25104
* typeoAndrew Lenharth2006-01-021-1/+1
| | | | llvm-svn: 25060
* Remove a 'using namespace std'.Chris Lattner2006-01-011-5/+4
| | | | llvm-svn: 25059
* Move brcond over and fix some imm patterns. This may be the last change ↵Andrew Lenharth2006-01-013-160/+166
| | | | | | before changing the default alpha isel. llvm-svn: 25057
* clean this function up someAndrew Lenharth2006-01-011-37/+26
| | | | llvm-svn: 25055
* improve constant loading. Still sucks, but oh wellAndrew Lenharth2005-12-302-17/+53
| | | | llvm-svn: 25047
* let us get some do what I meant not what I said stuff checked in. You would ↵Andrew Lenharth2005-12-291-2/+2
| | | | | | think the alpha backend would be 64bit clean llvm-svn: 25040
* Fix up immediate handlingAndrew Lenharth2005-12-291-1/+1
| | | | llvm-svn: 25039
* Restore some happiness to the JITAndrew Lenharth2005-12-271-2/+3
| | | | llvm-svn: 25026
* Fix alpha regressions.Andrew Lenharth2005-12-271-1/+1
| | | | llvm-svn: 25025
* Added field noResults to Instruction.Evan Cheng2005-12-261-5/+5
| | | | | | | | | | | | Currently tblgen cannot tell which operands in the operand list are results so it assumes the first one is a result. This is bad. Ideally we would fix this by separating results from inputs, e.g. (res R32:$dst), (ops R32:$src1, R32:$src2). But that's a more distruptive change. Adding 'let noResults = 1' is the workaround to tell tblgen that the instruction does not produces a result. It works for now since tblgen does not support instructions which produce multiple results. llvm-svn: 25017
* add br pattern, unify JSR and BSR ISel instrs, and add BSR support for DAGAndrew Lenharth2005-12-255-32/+38
| | | | llvm-svn: 25011
* All that just to lower div and remAndrew Lenharth2005-12-255-131/+78
| | | | llvm-svn: 25008
* All addressing modes are now exposed. The only remaining relocated formsAndrew Lenharth2005-12-245-27/+48
| | | | | | | | | are for function prologue. TODO: move external symbols over to using RelLit. : have a pattern that matches constpool|globaladdr : have a pattern that matches (add x imm) -> x, imm or (...) -> ..., 0 llvm-svn: 25003
* Unify the patterns for loads and stores. Now offset addressing should beAndrew Lenharth2005-12-242-169/+96
| | | | | | supported. This almost completes memory operations. llvm-svn: 25002
* Let's see if we can break things.Andrew Lenharth2005-12-245-51/+172
| | | | | | | | Lower GOT relative addresses to Lo and HI. Update both ISels to select them when they can. Saves instructions here and there. llvm-svn: 25001
* move loads and stores over. Smart addr selection commingAndrew Lenharth2005-12-243-58/+53
| | | | llvm-svn: 25000
* remove dead codeChris Lattner2005-12-221-13/+0
| | | | llvm-svn: 24965
* Disengage DEBUG_LOC from non-PPC targets.Jim Laskey2005-12-211-0/+1
| | | | llvm-svn: 24919
* fix FP selectsAndrew Lenharth2005-12-122-14/+14
| | | | llvm-svn: 24672
* restore a more restricted selectAndrew Lenharth2005-12-121-0/+32
| | | | llvm-svn: 24668
* FP select improvements (and likely breakage), oh and crazy people might want ↵Andrew Lenharth2005-12-112-42/+46
| | | | | | to *return* floating point values. Don't see why myself llvm-svn: 24658
* it helps if your conditionals are not reversedAndrew Lenharth2005-12-091-9/+9
| | | | llvm-svn: 24641
* fix divide and remainderAndrew Lenharth2005-12-062-13/+14
| | | | llvm-svn: 24628
* more decent branches for FP. I might have to make some intermediate nodes ↵Andrew Lenharth2005-12-061-2/+33
| | | | | | to actually be able to use the DAG for FPcmp llvm-svn: 24625
* OK, this does wonders for broken stuffAndrew Lenharth2005-12-061-0/+1
| | | | llvm-svn: 24624
* added instructions with inverted immediatesAndrew Lenharth2005-12-062-32/+23
| | | | llvm-svn: 24614
* yea, it helps to have your path set right when testingAndrew Lenharth2005-12-051-2/+4
| | | | llvm-svn: 24613
* These never trigger, but whateverAndrew Lenharth2005-12-052-9/+40
| | | | llvm-svn: 24612
* move this over to the dagAndrew Lenharth2005-12-052-10/+9
| | | | llvm-svn: 24609
* fix constant pool loadsAndrew Lenharth2005-12-051-1/+1
| | | | llvm-svn: 24607
* major think-oAndrew Lenharth2005-12-011-5/+10
| | | | llvm-svn: 24564
* Support multiple ValueTypes per RegisterClass, needed for upcoming vectorNate Begeman2005-12-011-3/+3
| | | | | | work. This change has no effect on generated code. llvm-svn: 24563
* Flags where I think I need them, quick, before the nightly tester startsAndrew Lenharth2005-12-011-23/+42
| | | | llvm-svn: 24560
* SelectNodeTo now returns its result, we must pay attention to it.Chris Lattner2005-11-301-40/+29
| | | | llvm-svn: 24552
* No longer track value types for asm printer operands, and remove them asNate Begeman2005-11-301-3/+2
| | | | | | | an argument to every operand printing function. Requires some slight tweaks to x86, the only user. llvm-svn: 24541
* remove redundant codeAndrew Lenharth2005-11-301-14/+2
| | | | llvm-svn: 24538
* Make typesafe that which isn't: FCMOVxxAndrew Lenharth2005-11-304-26/+52
| | | | llvm-svn: 24536
* FPSelect and more custom loweringAndrew Lenharth2005-11-305-25/+69
| | | | llvm-svn: 24535
OpenPOWER on IntegriCloud