summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM
Commit message (Collapse)AuthorAgeFilesLines
* Simplify the encoding of reg+/-imm12 values that allow PC-relative encoding. ↵Owen Anderson2010-11-304-88/+16
| | | | | | | | | This allows the Thumb2 encoding to share code with the ARM encoding, which gets use fixup support for free. It also allows us to fold away at least one codegen-only pattern. llvm-svn: 120481
* Fix handling of ARM negative pc-relative fixups for loads and stores.Jim Grosbach2010-11-302-9/+36
| | | | llvm-svn: 120480
* Provide Thumb2 encodings for a few miscellaneous instructions.Owen Anderson2010-11-301-8/+22
| | | | llvm-svn: 120455
* Add FIXMEJim Grosbach2010-11-301-0/+1
| | | | llvm-svn: 120451
* Add encoding support for Thumb2 PLD and PLI instructions.Owen Anderson2010-11-303-1/+43
| | | | llvm-svn: 120449
* Noticed this on inspection, fix and update some comments.Eric Christopher2010-11-301-3/+4
| | | | llvm-svn: 120447
* Pseudo-ize ARM MOVPCRXJim Grosbach2010-11-302-8/+19
| | | | llvm-svn: 120442
* Provide encodings for a few more load/store variants.Owen Anderson2010-11-301-4/+16
| | | | llvm-svn: 120439
* Pseudo-ize BX_CALL and friends. Remove dead instruction format classes.Jim Grosbach2010-11-303-46/+66
| | | | | | rdar://8685712 llvm-svn: 120438
* Add parsing for the Thumb t_addrmode_s4 addressing mode. This can almostBill Wendling2010-11-304-14/+89
| | | | | | | | | | certainly be made more generic. But it does allow us to parse something like: ldr r3, [r2, r4] correctly in Thumb mode. llvm-svn: 120408
* Minor cleanups. No functional change.Bill Wendling2010-11-301-24/+23
| | | | llvm-svn: 120372
* s/ARM::BRIND/ARM::BX/g to coincide with r120366.Bill Wendling2010-11-303-5/+5
| | | | llvm-svn: 120371
* Add correct encoding for "bl __aeabi_read_tp". However, the asm matcher isn'tBill Wendling2010-11-301-3/+5
| | | | | | able to match this yet. llvm-svn: 120369
* Rename BX/BRIND/etc patterns to clarify which is actually the BX instructionJim Grosbach2010-11-302-9/+9
| | | | | | and which are pseudos. llvm-svn: 120366
* Add some encoding for the adr instruction. Labels still need to be finished.Bill Wendling2010-11-301-6/+16
| | | | llvm-svn: 120365
* Correct Thumb2 encodings for a much wider range of loads and stores.Owen Anderson2010-11-304-48/+96
| | | | llvm-svn: 120364
* Make a few more ARM pseudo instructions actually use the PseudoInst base class.Jim Grosbach2010-11-301-14/+13
| | | | llvm-svn: 120362
* Predicate encoding should be withing {}s. And general cleanup.Bill Wendling2010-11-302-8/+4
| | | | llvm-svn: 120361
* Predicate encoding should be withing {}s.Bill Wendling2010-11-301-2/+2
| | | | llvm-svn: 120360
* Fix the encoding of VLD4-dup alignment.Bob Wilson2010-11-304-37/+67
| | | | | | | | The only reasonable way I could find to do this is to provide an alternate version of the addrmode6 operand with a different encoding function. Use it for all the VLD-dup instructions for the sake of consistency. llvm-svn: 120358
* Rename VLDnDUP instructions with double-spaced registersBob Wilson2010-11-301-12/+12
| | | | | | in an attempt to make things a little more consistent. llvm-svn: 120357
* Add support for NEON VLD3-dup instructions.Bob Wilson2010-11-306-1/+104
| | | | | | The encoding for alignment in VLD4-dup instructions is still a work in progress. llvm-svn: 120356
* Simplify definitions of the ARM eh.sjlj.*jmp pseudo instructions.Jim Grosbach2010-11-291-9/+6
| | | | llvm-svn: 120354
* Parameterize ARMPseudoInst size property.Jim Grosbach2010-11-292-27/+19
| | | | llvm-svn: 120353
* Add a few missing initializers.Jim Grosbach2010-11-291-2/+2
| | | | llvm-svn: 120350
* Nuke trailing whitespace.Jim Grosbach2010-11-291-3/+3
| | | | llvm-svn: 120344
* Nuke a FIXME. No need to be fancier here, as ARM handles constant poolsJim Grosbach2010-11-291-5/+1
| | | | | | locations and formatting specially. rdar://7353441 llvm-svn: 120343
* Provide Thumb2 encodings for basic loads and stores.Owen Anderson2010-11-293-21/+136
| | | | llvm-svn: 120340
* Mark Darwin call instructions as using "r7" to prevent the frame-registerEvan Cheng2010-11-293-12/+27
| | | | | | | assignment instructions from being moved below / above calls. rdar://8690640 llvm-svn: 120339
* Nuke dead isCodeGenOnly annotation and extraneous comment.Jim Grosbach2010-11-291-3/+2
| | | | llvm-svn: 120338
* tidy up.Jim Grosbach2010-11-291-2/+1
| | | | llvm-svn: 120335
* Thumb encodings for conditional moves.Bill Wendling2010-11-291-2/+14
| | | | llvm-svn: 120334
* Pseudo-ize Thumb2 jump tables with explicit MC lowering to the rawJim Grosbach2010-11-297-154/+71
| | | | | | instructions. This simplifies instruction printing and disassembly. llvm-svn: 120333
* Refactor some of the "disassembly-only" instructions into a base class. ThisBill Wendling2010-11-291-36/+21
| | | | | | reduces some code duplication. llvm-svn: 120326
* Update fastisel for the changes in r120272.Eric Christopher2010-11-291-3/+7
| | | | llvm-svn: 120324
* Rename t2 TBB and TBH instructions to reference that they encode the jump tableJim Grosbach2010-11-295-14/+14
| | | | | | data. Next up, pseudo-izing them. llvm-svn: 120320
* Improving the factoring of several instruction encodings.Owen Anderson2010-11-291-89/+51
| | | | llvm-svn: 120317
* Add support for NEON VLD3-dup instructions.Bob Wilson2010-11-296-0/+93
| | | | llvm-svn: 120312
* Fix copy-and-paste errors in VLD2-dup scheduling itineraries.Bob Wilson2010-11-292-4/+4
| | | | llvm-svn: 120311
* ARM Pseudo-ize tBR_JTr.Jim Grosbach2010-11-295-28/+19
| | | | llvm-svn: 120310
* Thumb2 encodings for MSR and MRS.Owen Anderson2010-11-291-10/+24
| | | | llvm-svn: 120309
* Thumb2 encodings for system instructions.Owen Anderson2010-11-291-8/+50
| | | | llvm-svn: 120307
* Thumb2 encodings for branches and IT blocks.Owen Anderson2010-11-291-0/+15
| | | | llvm-svn: 120306
* The ARM BR_JT* pseudos don't need to use the printer jtblock_operand node toJim Grosbach2010-11-291-4/+4
| | | | | | get the pretty-printer. That's handled explicityly by the MC lowering now. llvm-svn: 120305
* I swear I did a make clean and make before committing all this...Michael J. Spencer2010-11-291-1/+1
| | | | llvm-svn: 120304
* Switch ARM BR_JTm and BR_JTr instructions to be MC-expanded pseudos.Jim Grosbach2010-11-293-43/+95
| | | | llvm-svn: 120303
* Add more Thumb encodings.Bill Wendling2010-11-291-12/+30
| | | | llvm-svn: 120279
* More Thumb encodings.Bill Wendling2010-11-291-24/+76
| | | | llvm-svn: 120278
* Add Thumb encodings for REV instructions.Bill Wendling2010-11-291-19/+37
| | | | llvm-svn: 120277
* Add more Thumb encodings.Bill Wendling2010-11-291-24/+58
| | | | llvm-svn: 120272
OpenPOWER on IntegriCloud