index
:
bcm5719-llvm
meklort-10.0.0
meklort-10.0.1
ortega-7.0.1
Project Ortega BCM5719 LLVM
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
llvm
/
lib
/
Target
/
ARM
/
InstPrinter
/
ARMInstPrinter.cpp
Commit message (
Expand
)
Author
Age
Files
Lines
*
ARM: Define generic HINT instruction.
Jim Grosbach
2012-06-18
1
-0
/
+21
*
Fix the encoding of the armv7m (MClass) for MSR registers other than aspr,
Kevin Enderby
2012-06-15
1
-10
/
+20
*
Fix the encoding of the armv7m (MClass) for MSR APSR writes which was missing
Kevin Enderby
2012-05-17
1
-5
/
+23
*
Fixed the LLVM ARM v7 assembler and instruction printer for 8-bit immediate o...
Silviu Baranga
2012-05-11
1
-2
/
+6
*
Refactor IT handling not to store the bottom bit of the condition code in the...
Richard Barton
2012-04-27
1
-1
/
+2
*
For ARM disassembly only print 32 unsigned bits for the address of branch
Kevin Enderby
2012-04-13
1
-2
/
+2
*
Move getOpcodeName from the various target InstPrinters into the superclass M...
Benjamin Kramer
2012-04-02
1
-4
/
+0
*
Remove getInstructionName from MCInstPrinter implementations in favor of usin...
Craig Topper
2012-04-02
1
-2
/
+2
*
Make MCInstrInfo available to the MCInstPrinter. This will be used to remove ...
Craig Topper
2012-04-02
1
-1
/
+2
*
ARM more NEON VLD/VST composite physical register refactoring.
Jim Grosbach
2012-03-06
1
-5
/
+4
*
ARM refactor more NEON VLD/VST instructions to use composite physregs
Jim Grosbach
2012-03-06
1
-18
/
+8
*
Tidy up. Kill some dead code.
Jim Grosbach
2012-03-06
1
-9
/
+0
*
ARM Refactor VLD/VST spaced pair instructions.
Jim Grosbach
2012-03-05
1
-0
/
+9
*
ARM refactor away a bunch of VLD/VST pseudo instructions.
Jim Grosbach
2012-03-05
1
-0
/
+9
*
Make MCRegisterInfo available to the the MCInstPrinter.
Jim Grosbach
2012-03-05
1
-1
/
+2
*
Change ARMInstPrinter::printPredicateOperand() so it will not abort if it
Kevin Enderby
2012-03-01
1
-1
/
+4
*
Remove dead code. Improve llvm_unreachable text. Simplify some control flow.
Ahmed Charles
2012-02-19
1
-1
/
+0
*
Convert assert(0) to llvm_unreachable
Craig Topper
2012-02-07
1
-2
/
+2
*
NEON VLD4(all lanes) assembly parsing and encoding.
Jim Grosbach
2012-01-25
1
-1
/
+25
*
NEON VLD3(all lanes) assembly parsing and encoding.
Jim Grosbach
2012-01-24
1
-0
/
+22
*
NEON VLD4(multiple 4 element structures) assembly parsing.
Jim Grosbach
2012-01-24
1
-0
/
+12
*
NEON VLD3(multiple 3-element structures) assembly parsing.
Jim Grosbach
2012-01-23
1
-0
/
+10
*
ARM VFP assembly parsing and encoding for VCVT(float <--> fixed point).
Jim Grosbach
2011-12-22
1
-0
/
+10
*
ARM NEON VLD2 assembly parsing for structure to all lanes, non-writeback.
Jim Grosbach
2011-12-21
1
-0
/
+10
*
ARM assembly parsing and encoding support for LDRD(label).
Jim Grosbach
2011-12-19
1
-0
/
+11
*
ARM NEON VST2 assembly parsing and encoding.
Jim Grosbach
2011-12-14
1
-0
/
+10
*
ARM parsing for VLD1 two register all lanes, no writeback.
Jim Grosbach
2011-11-30
1
-0
/
+9
*
ARM parsing aliases for VLD1 single register all lanes.
Jim Grosbach
2011-11-30
1
-0
/
+7
*
Simplify some uses of utohexstr.
Benjamin Kramer
2011-11-07
1
-2
/
+2
*
Fix the issue that r143552 was trying to address the _right_ way. One-regist...
Owen Anderson
2011-11-02
1
-2
/
+6
*
Assembly parsing for 4-register variant of VLD1.
Jim Grosbach
2011-10-21
1
-0
/
+11
*
Assembly parsing for 3-register variant of VLD1.
Jim Grosbach
2011-10-21
1
-0
/
+10
*
ARM VLD parsing and encoding.
Jim Grosbach
2011-10-21
1
-0
/
+9
*
whitespace.
Jim Grosbach
2011-10-21
1
-1
/
+1
*
ARM VTBL (one register) assembly parsing and encoding.
Jim Grosbach
2011-10-18
1
-0
/
+5
*
ARM parsing and encoding for the <option> form of LDC/STC instructions.
Jim Grosbach
2011-10-12
1
-0
/
+5
*
80 columns.
Jim Grosbach
2011-10-12
1
-2
/
+1
*
Tidy up. Formatting.
Jim Grosbach
2011-10-12
1
-2
/
+2
*
ARM NEON assembly parsing and encoding for VDUP(scalar).
Jim Grosbach
2011-10-07
1
-0
/
+5
*
Support a valid, but not very useful, encoding of CPSIE where none of the AIF...
Owen Anderson
2011-10-05
1
-0
/
+3
*
Adding back support for printing operands symbolically to ARM's new disassembler
Kevin Enderby
2011-10-04
1
-1
/
+12
*
ARM fix encoding of VMOV.f32 and VMOV.f64 immediates.
Jim Grosbach
2011-09-30
1
-32
/
+3
*
Check in a patch that has already been code reviewed by Owen that I'd forgott...
James Molloy
2011-09-28
1
-0
/
+20
*
Post-index loads/stores in still need to print the post-indexed immediate, ev...
Owen Anderson
2011-09-23
1
-3
/
+3
*
Turns out that Thumb2 ADR doesn't need special printing like LDR does. Fix o...
Owen Anderson
2011-09-21
1
-12
/
+0
*
Print out immediate offset versions of PC-relative load/store instructions as...
Owen Anderson
2011-09-21
1
-0
/
+23
*
These do not need to be conditional on the presence of CommentStream, as they...
Owen Anderson
2011-09-21
1
-12
/
+12
*
In the disassembler C API, be careful not to confuse the comment streamer tha...
Owen Anderson
2011-09-21
1
-12
/
+12
*
Thumb2 assembly parsing and encoding for TBB/TBH.
Jim Grosbach
2011-09-19
1
-0
/
+16
*
Fix disassembly of Thumb2 LDRSH with a #-0 offset.
Owen Anderson
2011-09-16
1
-1
/
+3
[next]