summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* Allow the MCDisassembler to return a "soft fail" status code, indicating an i...Owen Anderson2011-08-171-582/+649
* Separate out Thumb1 instructions that need an S bit operand from those that d...Owen Anderson2011-08-161-0/+8
* Specify a necessary fixed bit for VLD3DUP, and otherwise rearrange the Thumb2...Owen Anderson2011-08-151-16/+21
* Enforce the constraint that Rt must be even on LDRD/STRD instructions in ARM ...Owen Anderson2011-08-151-0/+15
* Fix problems decoding the to/from-lane NEON memory instructions, and add a co...Owen Anderson2011-08-151-0/+460
* Fix some remaining issues with decoding ARM-mode memory instructions, and add...Owen Anderson2011-08-121-19/+10
* Fix decoding of ARM-mode STRH.Owen Anderson2011-08-121-0/+3
* Fix decoding of pre-indexed stores.Owen Anderson2011-08-121-0/+41
* Separate decoding for STREXD and LDREXD to make each work better.Owen Anderson2011-08-121-5/+22
* ARM STRT assembly parsing and encoding.Jim Grosbach2011-08-111-2/+2
* Add another accidentally omitted predicate operand.Owen Anderson2011-08-111-0/+2
* Add missing predicate operand on SMLA and friends.Owen Anderson2011-08-111-0/+2
* Fix decoding support for STREXD and LDREXD.Owen Anderson2011-08-111-0/+23
* Fix decoding for indexed STRB and LDRB. Fixes <rdar://problem/9926161>.Owen Anderson2011-08-111-0/+4
* Continue to tighten decoding by performing more operand validation.Owen Anderson2011-08-111-0/+10
* ARM STRBT assembly parsing and encoding.Jim Grosbach2011-08-111-2/+2
* Tighten decoding of addrmode2 instructions to reject more UNPREDICTABLE cases.Owen Anderson2011-08-111-0/+2
* Tighten operand decoding of addrmode2 instruction. The offset register canno...Owen Anderson2011-08-111-1/+1
* Improve error checking in the new ARM disassembler. Patch by James Molloy.Owen Anderson2011-08-111-116/+159
* ARM LDRT assembly parsing and encoding.Jim Grosbach2011-08-101-2/+2
* Add initial support for decoding NEON instructions in Thumb2 mode.Owen Anderson2011-08-101-2/+52
* Cleanups based on Nick Lewycky's feedback.Owen Anderson2011-08-101-19/+22
* Push GPRnopc through a large number of instruction definitions to tighten ope...Owen Anderson2011-08-101-4/+4
* Tighten operand checking of register-shifted-register operands.Owen Anderson2011-08-091-2/+2
* Tighten operand checking on memory barrier instructions.Owen Anderson2011-08-091-2/+24
* Tighten operand checking on CPS instructions.Owen Anderson2011-08-091-0/+5
* Create a new register class for the set of all GPRs except the PC. Use it to...Owen Anderson2011-08-091-0/+8
* ARM Disassembler: sign extend branch immediates.Benjamin Kramer2011-08-091-2/+2
* Silence an false-positive warning.Owen Anderson2011-08-091-1/+1
* Tighten Thumb1 branch predicate decoding.Owen Anderson2011-08-091-0/+3
* Replace the existing ARM disassembler with a new one based on the FixedLenDec...Owen Anderson2011-08-091-491/+2235
* ARM refactoring assembly parsing of memory address operands.Jim Grosbach2011-08-031-4/+4
* Fix typo in the comment.Johnny Chen2011-04-191-1/+1
* Adding support for printing operands symbolically to llvm's public 'C'Kevin Enderby2011-04-111-0/+8
* Fixed the t2PLD and friends disassembly and add two test cases.Johnny Chen2011-03-261-2/+35
* Plug a leak by ThumbDisassembler::getInstruction(), thanks to Benjamin Kramer!Johnny Chen2011-03-241-3/+1
* Plug a leak in the arm disassembler and put the tests back.Benjamin Kramer2011-03-241-3/+2
* For ARM Disassembler, start a newline to dump the opcode and friends for an i...Johnny Chen2011-03-221-1/+1
* LLVM combines the offset mode of A8.6.199 A1 & A2 into STRBT.Johnny Chen2011-03-091-0/+3
* Revert both r121082 (which broke a bunch of constant pool stuff) and r125074 ...Owen Anderson2011-02-081-7/+7
* Second attempt at converting Thumb2's LDRpci, including updating the gazillio...Owen Anderson2010-12-071-5/+5
* Add correct encodings for STRD and LDRD, including fixup support. Additional...Owen Anderson2010-12-011-3/+0
* Simplify the encoding of reg+/-imm12 values that allow PC-relative encoding. ...Owen Anderson2010-11-301-35/+0
* Add support to match @llvm.prefetch to pld / pldw / pli. rdar://8601536.Evan Cheng2010-11-031-6/+6
* Detabify and clean up 80 column violations.Jim Grosbach2010-10-131-1/+2
* Add ARM Disassembler to the CMake build.Oscar Fuentes2010-09-281-2/+2
* ARM/Disassembler: Fix definitions incompatible(unsigned and uint32_t) to Cygw...NAKAMURA Takumi2010-09-081-2/+2
* The autogened decoder was confusing the ARM STRBT for ARM USAT, because the .tdJohnny Chen2010-08-121-0/+7
* Move the ARM SSAT and USAT optional shift amount operand out of theBob Wilson2010-08-111-1/+1
* For t2LDRT, t2LDRBT, t2LDRHT, t2LDRSBT, and t2LDRSHT, if Rn(Inst{19-16})=='11...Johnny Chen2010-04-201-5/+5
OpenPOWER on IntegriCloud