summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMRegisterInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* DohEvan Cheng2007-12-081-1/+1
* Fix a compilation warning.Evan Cheng2007-12-081-1/+1
* Add a argument to storeRegToStackSlot and storeRegToAddr to specify whetherEvan Cheng2007-12-051-7/+41
* Remove redundant foldMemoryOperand variants and other code clean up.Evan Cheng2007-12-021-1/+5
* Add parameter to getDwarfRegNum to permit targetsDale Johannesen2007-11-131-1/+1
* Unify CALLSEQ_{START,END}. They take 4 parameters: the chain, two stackBill Wendling2007-11-131-1/+4
* Use TableGen to emit information for dwarf register numbers. Anton Korobeynikov2007-11-111-0/+5
* - Added getOpcodeAfterMemoryUnfold(). It doesn't unfold an instruction, but o...Evan Cheng2007-10-181-2/+2
* Use SmallVectorImpl instead of SmallVector with hardcoded size in MRegister p...Evan Cheng2007-10-181-4/+4
* - Added a few target hooks to generate load / store instructions from / to anyEvan Cheng2007-10-051-21/+110
* Allow copyRegToReg to emit cross register classes copies.Evan Cheng2007-09-261-4/+10
* Change instruction description to split OperandList into OutOperandList andEvan Cheng2007-07-191-2/+2
* Only adjust esp around calls in presence of alloca.Evan Cheng2007-07-191-1/+1
* Long live the exception handling!Anton Korobeynikov2007-07-141-2/+3
* Remove clobbersPred. Add an OptionalDefOperand to instructions which have the...Evan Cheng2007-07-101-5/+9
* Added ARM::CPSR to represent ARM CPSR status register.Evan Cheng2007-07-051-49/+59
* Add missing const qualifiers.Evan Cheng2007-05-291-3/+3
* Add PredicateOperand to all ARM instructions that have the condition field.Evan Cheng2007-05-151-48/+77
* Fix PR1390 in a better way.Lauro Ramos Venancio2007-05-071-12/+41
* Fix PR1390.Lauro Ramos Venancio2007-05-051-38/+10
* Debug support for arm-linux.Lauro Ramos Venancio2007-05-031-0/+5
* eliminateFrameIndex() change.Evan Cheng2007-05-011-3/+4
* Under normal circumstances, when a frame pointer is not required, we reserveEvan Cheng2007-05-011-3/+27
* add parenthesis.Lauro Ramos Venancio2007-04-271-2/+2
* In Thumb mode, the frame register must be R7.Lauro Ramos Venancio2007-04-271-2/+2
* Match MachineFunction::UsedPhysRegs changes.Evan Cheng2007-04-251-9/+6
* Fix a bug in getFrameRegister.Lauro Ramos Venancio2007-04-191-1/+4
* Removed tabs everywhere except autogenerated & external files. Add makeAnton Korobeynikov2007-04-161-1/+1
* Fixed a bug that causes codegen of noop like add r0, r0, #0.Evan Cheng2007-04-031-1/+1
* Added MRegisterInfo hook to re-materialize an instruction.Evan Cheng2007-03-201-16/+35
* Fix naming inconsistencies.Evan Cheng2007-03-191-17/+17
* Fix one more Thumb eliminateFrameIndex bug.Evan Cheng2007-03-071-9/+23
* Register scavenging is now on by default for ARM.Evan Cheng2007-03-061-3/+4
* Scavenge a register using the register scavenger when needed.Evan Cheng2007-03-061-8/+107
* eliminate unnecessary reset of SP in epilog on darwinDale Johannesen2007-03-021-1/+1
* Use a spilled free callee-saved register as scratch register.Evan Cheng2007-03-011-3/+17
* - Track which callee-saved registers are spilled.Evan Cheng2007-03-011-10/+18
* Doh. ARM::PC is obvious a reserved register.Evan Cheng2007-02-281-0/+1
* Make requiresRegisterScavenging determination on a per MachineFunction basis.Evan Cheng2007-02-281-2/+4
* Start making use of RegScavenger.Evan Cheng2007-02-281-8/+12
* Let MRegisterInfo now owns RegScavenger; eliminateFrameIndex must preserve re...Evan Cheng2007-02-271-27/+43
* bugfix: SP wasn't updated for varargs when frame pointer was eliminated.Lauro Ramos Venancio2007-02-231-63/+63
* Add option to turn on register scavenger; By default, spills kills the regist...Evan Cheng2007-02-231-6/+18
* Support to provide exception and selector registers.Jim Laskey2007-02-211-0/+10
* Re-apply my liveintervalanalysis changes. Now with PR1207 fixes.Evan Cheng2007-02-191-0/+15
* For PR1207:Reid Spencer2007-02-191-15/+0
* Added getReservedRegs().Evan Cheng2007-02-171-0/+15
* isLowRegister() expects input is a physical register.Evan Cheng2007-02-071-2/+2
* Rename.Evan Cheng2007-02-071-6/+7
* If sp offset will be materialized in a register. Clear the offset field of st...Evan Cheng2007-02-071-8/+10
OpenPOWER on IntegriCloud