summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp
Commit message (Expand)AuthorAgeFilesLines
* Eliminate unnecessary uses of getZExtValue().Dan Gohman2010-06-181-1/+1
* Remove the hidden "neon-reg-sequence" option. The reg sequences are workingBob Wilson2010-06-161-262/+155
* For NEON vectors with 32- or 64-bit elements, select BUILD_VECTORs andBob Wilson2010-06-041-12/+52
* Early implementation of tail call for ARM.Dale Johannesen2010-06-031-0/+1
* Clean up 80 column violations. No functional change.Jim Grosbach2010-06-021-6/+8
* Add the cc_out operand for t2RSBrs instructions. I missed this when I changedBob Wilson2010-05-281-2/+2
* Fix a few places that depended on the numeric value of subreg indices.Jakob Stoklund Olesen2010-05-241-0/+5
* Switch ARMRegisterInfo.td to use SubRegIndex and eliminate the parallel enumsJakob Stoklund Olesen2010-05-241-49/+49
* Target instruction selection should copy memoperands.Evan Cheng2010-05-191-3/+11
* Turn on -neon-reg-sequence by default.Evan Cheng2010-05-171-1/+2
* Model vst lane instructions with REG_SEQUENCE.Evan Cheng2010-05-161-7/+75
* Model 128-bit vld lane with REG_SEQUENCE.Evan Cheng2010-05-151-19/+44
* Model 64-bit lane vld with REG_SEQUENCE.Evan Cheng2010-05-151-6/+28
* Model VST*_UPD and VST*oddUPD pair with REG_SEQUENCE.Evan Cheng2010-05-141-25/+68
* Model VLD*_UPD and VLD*odd_UPD pair with REG_SEQUENCE.Evan Cheng2010-05-141-16/+59
* Fix comments.Evan Cheng2010-05-141-2/+2
* Model some vst3 and vst4 with reg_sequence.Evan Cheng2010-05-111-5/+39
* Model some vld3 instructions with REG_SEQUENCE.Evan Cheng2010-05-101-1/+34
* Model vld2 / vst2 with reg_sequence.Evan Cheng2010-05-101-15/+84
* Add a missing break statement to fix unintentional fall-throughBob Wilson2010-05-061-4/+3
* Fix unintentional fallthrough. Patch by Edmund Grimley-Evans <Edmund.Grimley-...Jim Grosbach2010-05-061-1/+2
* Model CONCAT_VECTORS of two 64-bit values as a REG_SEQUENCE.Evan Cheng2010-05-051-1/+28
* With -neon-reg-sequence, models forming a Q register from a pair of consecuti...Evan Cheng2010-05-041-2/+11
* Update ARM DAGtoDAG for matching UBFX instruction for unsigned bitfieldJim Grosbach2010-04-221-6/+40
* Use const qualifiers with TargetLowering. This eliminates severalDan Gohman2010-04-171-1/+0
* Use getAL() rather than a major constant.Evan Cheng2010-04-161-9/+9
* Use default lowering of DYNAMIC_STACKALLOC. As far as I can tell, ARM isle is...Evan Cheng2010-04-151-58/+0
* ARM SelectDYN_ALLOC should emit a copy from SP rather than referencing SP dir...Evan Cheng2010-04-151-1/+1
* Fix VLDMQ and VSTMQ instructions to use the correct encoding and address modes.Bob Wilson2010-03-231-0/+29
* Change VST1 instructions for loading Q register values to operate on pairsBob Wilson2010-03-231-9/+21
* Change VLD1 instructions for loading Q register values to operate on pairsBob Wilson2010-03-231-10/+21
* Rename some VLD1/VST1 instructions to match the implementation, i.e., theBob Wilson2010-03-221-4/+4
* Re-commit r98683 ("remove redundant writeback flag from ARM address mode 6")Bob Wilson2010-03-201-53/+35
* Rename some instructions for consistency and sanity: use "_UPD" suffix forBob Wilson2010-03-201-20/+36
* Revert 98683. It is breaking something in the disassembler.Bob Wilson2010-03-161-28/+46
* Remove redundant writeback flag from ARM address mode 6. Also remove theBob Wilson2010-03-161-46/+28
* Sink InstructionSelect() out of each target into SDISel, and rename itChris Lattner2010-03-021-7/+0
* Split SelectionDAGISel::IsLegalAndProfitableToFold toEvan Cheng2010-02-151-1/+3
* move target-independent opcodes out of TargetInstrInfoChris Lattner2010-02-091-3/+3
* Fix r93758. Use isel patterns instead of c++ selection code to select rbit an...Evan Cheng2010-01-191-6/+0
* Patch by David Conrad:Jim Grosbach2010-01-181-0/+6
* Fix an off-by-one error that caused the chain operand to be dropped from NeonBob Wilson2010-01-171-2/+2
* Change SelectCode's argument from SDValue to SDNode *, to make it moreDan Gohman2010-01-051-163/+158
* Materialize global addresses via movt/movw pair, this is always betterAnton Korobeynikov2009-11-241-4/+16
* Add predicate operand to NEON instructions. Fix lots (but not all) 80 col vio...Evan Cheng2009-11-211-23/+50
* Fix codegen of conditional move of immediates. We were not making use of the ...Evan Cheng2009-11-201-65/+127
* Refactor cmov selection code out to a separate function. No functionality cha...Evan Cheng2009-11-191-116/+122
* 80 col violation.Evan Cheng2009-11-191-1/+2
* Use Unified Assembly Syntax for the ARM backend.Jim Grosbach2009-11-091-6/+6
* Support alignment specifier for NEON vld/vst instructionsJim Grosbach2009-11-071-22/+27
OpenPOWER on IntegriCloud