| Commit message (Collapse) | Author | Age | Files | Lines |
... | |
|
|
|
|
|
|
| |
will make it more obvious what it represents, and stop
it being confused with the StoreSize.
llvm-svn: 71349
|
|
|
|
| |
llvm-svn: 64429
|
|
|
|
| |
llvm-svn: 63161
|
|
|
|
|
|
| |
suggested by Chris.
llvm-svn: 62099
|
|
|
|
| |
llvm-svn: 58877
|
|
|
|
|
|
| |
isReg, etc., from isRegister, etc.
llvm-svn: 57006
|
|
|
|
|
|
|
|
|
| |
isImmediate(), isRegister(), and friends, to avoid confusion
about having two different names with the same meaning. I'm
not attached to the longer names, and would be ok with
changing to the shorter names if others prefer it.
llvm-svn: 56189
|
|
|
|
| |
llvm-svn: 55779
|
|
|
|
|
|
|
|
|
|
|
| |
MachineMemOperands. The pools are owned by MachineFunctions.
This drastically reduces the number of calls to malloc/free made
during the "Emit" phase of scheduling, as well as later phases
in CodeGen. Combined with other changes, this speeds up the
"instruction selection" phase of CodeGen by 10% in some cases.
llvm-svn: 53212
|
|
|
|
|
|
| |
instruction. X86, PowerPC and ARM are implemented
llvm-svn: 49809
|
|
|
|
| |
llvm-svn: 45871
|
|
|
|
|
|
|
| |
Make MachineInstr::getDesc return a reference instead
of a pointer, since it can never be null.
llvm-svn: 45695
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
that it is cheap and efficient to get.
Move a variety of predicates from TargetInstrInfo into
TargetInstrDescriptor, which makes it much easier to query a predicate
when you don't have TII around. Now you can use MI->getDesc()->isBranch()
instead of going through TII, and this is much more efficient anyway. Not
all of the predicates have been moved over yet.
Update old code that used MI->getInstrDescriptor()->Flags to use the
new predicates in many places.
llvm-svn: 45674
|
|
|
|
|
|
|
|
|
|
|
|
| |
e.g. MO.isMBB() instead of MO.isMachineBasicBlock(). I don't plan on
switching everything over, so new clients should just start using the
shorter names.
Remove old long accessors, switching everything over to use the short
accessor: getMachineBasicBlock() -> getMBB(),
getConstantPoolIndex() -> getIndex(), setMachineBasicBlock -> setMBB(), etc.
llvm-svn: 45464
|
|
|
|
|
|
| |
Likewise setImmedValue -> setImm
llvm-svn: 45453
|
|
|
|
| |
llvm-svn: 45418
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
should only effect x86 when using long double. Now
12/16 bytes are output for long double globals (the
exact amount depends on the alignment). This brings
globals in line with the rest of LLVM: the space
reserved for an object is now always the ABI size.
One tricky point is that only 10 bytes should be
output for long double if it is a field in a packed
struct, which is the reason for the additional
argument to EmitGlobalConstant.
llvm-svn: 43688
|
|
|
|
|
|
|
|
| |
following jump tables that it earlier inserted. This
would be OK on other targets but is needed for correctness
only on ARM (constant islands needs to find jump tables).
llvm-svn: 39782
|
|
|
|
|
|
| |
of size other than 4).
llvm-svn: 39743
|
|
|
|
| |
llvm-svn: 38515
|
|
|
|
| |
llvm-svn: 38513
|
|
|
|
| |
llvm-svn: 37898
|
|
|
|
| |
llvm-svn: 37098
|
|
|
|
| |
llvm-svn: 37066
|
|
|
|
| |
llvm-svn: 36662
|
|
|
|
|
|
|
| |
Due to darwin gcc bug, one version of darwin linker coalesces
static const int, which defauts PassID based pass identification.
llvm-svn: 36652
|
|
|
|
| |
llvm-svn: 36632
|
|
|
|
|
|
| |
around islands and jump tables).
llvm-svn: 36573
|
|
|
|
| |
llvm-svn: 36513
|
|
|
|
| |
llvm-svn: 36504
|
|
|
|
|
|
| |
BBOffsets and BBSizes when adjusting conditional branches.
llvm-svn: 36372
|
|
|
|
| |
llvm-svn: 35635
|
|
|
|
| |
llvm-svn: 35602
|
|
|
|
|
|
| |
- Some code clean up.
llvm-svn: 34783
|
|
|
|
|
|
| |
member, instead of resetting in every function that uses it.
llvm-svn: 34764
|
|
|
|
| |
llvm-svn: 34755
|
|
|
|
| |
llvm-svn: 34598
|
|
|
|
| |
llvm-svn: 34568
|
|
|
|
|
|
|
| |
from README.
When no water available, use end of block if in range. (More to do here.)
llvm-svn: 34563
|
|
|
|
| |
llvm-svn: 34523
|
|
|
|
| |
llvm-svn: 34109
|
|
|
|
| |
llvm-svn: 34105
|
|
|
|
|
|
| |
- Add debugging info.
llvm-svn: 33811
|
|
|
|
| |
llvm-svn: 33789
|
|
|
|
| |
llvm-svn: 33788
|
|
|
|
| |
llvm-svn: 33762
|
|
|
|
|
|
|
| |
- In thumb mode, a new constpool island BB size should be 4 + 2 to
compensate for the potential padding due to alignment requirement.
llvm-svn: 33753
|
|
|
|
|
|
| |
two bytes padding.
llvm-svn: 33734
|
|
|
|
|
|
|
|
|
| |
instructions away, i.e. its address is equal to PC.
%r0 = tLDRpci <cp#0>
bx
CONSTPOOL_ENTRY 0 <cp#0>, 4
llvm-svn: 33728
|
|
|
|
|
|
| |
instruction field, adjust it for PC value (4 for thumb, 8 for arm).
llvm-svn: 33711
|