summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMCallingConv.td
Commit message (Expand)AuthorAgeFilesLines
* [ARM] Support for v4f16 and v8f16 vectorsSjoerd Meijer2018-03-191-8/+8
* [ARM] Armv8.2-A FP16 code generation (part 1/3)Sjoerd Meijer2018-01-261-1/+2
* ARM: One more fix for swifterror CSR setArnold Schwaighofer2017-09-251-0/+4
* ARM: Use the proper swifterror CSR list on platforms other than darwinArnold Schwaighofer2017-09-251-0/+3
* ARM: TLS calling convention doesn't preserve r9 or r12 on Darwin.Tim Northover2017-04-191-3/+3
* SwiftCC: swifterror register cannot be as the base registerArnold Schwaighofer2017-02-091-14/+14
* [ARM] Fix registers clobbered by SjLj EH on soft-float targetsOliver Stannard2016-10-111-0/+1
* ARM: use callee-saved list in the order they're actually saved.Tim Northover2016-05-131-0/+8
* ARM: Use a callee save register for the swiftself parameter.Matthias Braun2016-04-131-6/+15
* Swift Calling Convention: swifterror target support.Manman Ren2016-04-111-0/+21
* Swift Calling Convention: add swiftself attribute.Manman Ren2016-03-291-0/+9
* [CXX_FAST_TLS] Fix issues in ARM.Manman Ren2016-03-181-2/+3
* CXX_FAST_TLS calling convention: performance improvement for ARM.Manman Ren2016-01-121-0/+6
* CXX_FAST_TLS calling convention: Add support for ARM on Darwin.Manman Ren2016-01-111-0/+5
* ARM: support TLS accesses on Darwin platformsTim Northover2016-01-071-0/+4
* ARM: add backend support for the ABI used in WatchOSTim Northover2015-10-281-0/+2
* [ARM] Add support for nest attribute using r12Renato Golin2015-07-121-0/+3
* ARM: treat [N x i32] and [N x i64] as AAPCS composite typesTim Northover2015-02-241-1/+1
* ARM: HFAs must be passed in consecutive registersOliver Stannard2014-05-091-0/+3
* Remove a special character in comment that accidentially got committed.Evan Cheng2014-03-041-1/+1
* Tweak ARM fastcc by adopting these two AAPCS rules:Evan Cheng2014-02-111-0/+7
* LLVM-1163: AAPCS-VFP violation when CPRC allocated to stackOliver Stannard2014-02-071-4/+5
* ARM: support interrupt attributeTim Northover2013-10-011-1/+21
* Have ARMBaseRegisterInfo::getCallPreservedMask return the 'correct' mask for ...Stephen Lin2013-07-031-6/+0
* Fix for 5.5 Parameter Passing --> Stage C:Stepan Dyatkovskiy2013-04-221-2/+1
* Add CodeGen support for functions that always return arguments via a new para...Stephen Lin2013-04-201-0/+11
* Mark the Int_eh_sjlj_dispatchsetup pseudo instruction as clobbering allChad Rosier2012-11-061-0/+2
* ARM: enable struct byval for AAPCS-VFP.Manman Ren2012-08-131-0/+3
* ARM: enable struct byval for AAPCS.Manman Ren2012-08-101-0/+3
* Add support for the ARM GHC calling convention, this patch was in 3.0,Eric Christopher2012-08-031-0/+25
* Remove unused CCIfSubtarget.Jay Foad2012-04-171-4/+0
* Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...Jia Liu2012-02-181-1/+1
* Implement ARMBaseRegisterInfo::getCallPreservedMask().Jakob Stoklund Olesen2012-01-171-0/+11
* Enable support for returning i1, i8, and i16. Nothing special todo as it's theChad Rosier2011-11-081-0/+2
* Allow i1 to be promoted to i32 for ARM AAPCS and AAPCS-VFP calling convention...Chad Rosier2011-11-071-1/+1
* Allow i1 to be promoted to i32 for ARM APCS calling convention.Chad Rosier2011-11-051-1/+1
* ARM byval support. Will be enabled by another patch to the FE. <rdar://prob...Stuart Hastings2011-04-201-1/+1
* Support for byval parameters on ARM. Will be enabled by a forthcomingStuart Hastings2011-02-281-0/+3
* Add fastcc cc: pass and return VFP / NEON values in registers. Controlled by ...Evan Cheng2010-10-221-0/+29
* fix emacs language spec's, patch by Edmund Grimley-Evans!Chris Lattner2010-08-171-1/+1
* Fix eabi calling convention when a 64 bit value shadows r3.Rafael Espindola2010-08-061-1/+1
* Correctly align double arguments in the stack.Rafael Espindola2009-10-271-0/+1
* Missed pieces for ARM HardFP ABI.Anton Korobeynikov2009-08-051-0/+2
* Add support for ARM's Advanced SIMD (NEON) instruction set.Bob Wilson2009-06-221-7/+34
* Address review comments: add 3 ARM calling conventions.Anton Korobeynikov2009-06-161-27/+0
* TypoAnton Korobeynikov2009-06-081-1/+1
* The attached patches implement most of the ARM AAPCS-VFP hard floatAnton Korobeynikov2009-06-081-9/+51
* Fix pr4058 and pr4059. Do not split i64 or double arguments between r3 andBob Wilson2009-05-191-1/+4
* Remove unnecessary references to f32 types. After specifying that f32Bob Wilson2009-04-241-4/+4
* Clean up formatting, remove trailing whitespace, fix comment typos andBob Wilson2009-04-171-3/+3
OpenPOWER on IntegriCloud