summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* [AMDGPU] Assembler: fix row_bcast parsingSam Kolton2016-07-141-0/+2
* [AMDGPU][llvm-mc] Quickfix for r272748 to enable labels in branch instructions.Artem Tamazov2016-07-111-0/+2
* [AMDGPU] Assembler: Fix parsing error with floating-point literals passed to ...Sam Kolton2016-07-051-6/+1
* [AMDGPU] Assembler: support SDWA for VOPC instructionsSam Kolton2016-07-011-7/+30
* [AMDGPU] Enable absolute expression initializer for amd_kernel_code_t fields.Valery Pykhtin2016-06-231-4/+1
* Delete more dead code.Rafael Espindola2016-06-211-46/+0
* Delete some dead code.Rafael Espindola2016-06-211-5/+0
* AMDGPU/AsmParser: Add support for parsing symbol operandsTom Stellard2016-06-151-2/+46
* [AMDGPU][llvm-mc] Predefined symbols to access -mcpu from the assembly source...Artem Tamazov2016-06-141-2/+15
* [AMDGPU] AsmParser: Support for sext() modifier in SDWA. Some code cleaning i...Sam Kolton2016-06-101-187/+245
* AMDGPU: Fix trailing whitespaceMatt Arsenault2016-06-101-17/+17
* [test/AMDGPU] Square-braced-syntax for registers: add macro test/example.Artem Tamazov2016-06-031-19/+45
* [AMDGPU] Assembler: Custom converters for SDWA instructions. Support for _dpp...Sam Kolton2016-06-031-54/+154
* [AMDGPU][llvm-mc] Square-braced-syntax for registers - make ":expr2" optional.Artem Tamazov2016-05-271-6/+10
* [AMDGPU][llvm-mc] s_getreg/setreg* - hwreg - factor out strings/literals etc.Artem Tamazov2016-05-261-86/+38
* [AMDGPU] Assembler: rework parsing of optional operands.Sam Kolton2016-05-241-280/+84
* [AMDGPU] Assembler: refactor parsing of modifiers and immediates. Allow modif...Sam Kolton2016-05-231-175/+244
* [AMDGPU][llvm-mc] Fixes to support buffer atomics.Artem Tamazov2016-05-191-5/+81
* [AMDGPU][llvm-mc] Add support for sendmsg(...) syntax.Artem Tamazov2016-05-061-0/+239
* [TableGen] AsmMatcher: support for default values for optional operandsSam Kolton2016-05-061-100/+111
* AMDGPU/SI: Add support for AMD code object version 2.Tom Stellard2016-05-051-1/+1
* Fixed/Recommitted r267733 "[AMDGPU][llvm-mc] Add support of TTMP quads. Rewor...Artem Tamazov2016-04-291-1/+2
* AMDGPU/SI: Assembler: Unify parsing/printing of operands.Nikolay Haustov2016-04-291-238/+224
* Revert "[AMDGPU][llvm-mc] Add support of TTMP quads. Rework M0 exclusion for ...Chad Rosier2016-04-271-2/+1
* Silence a -Wdangling-elseReid Kleckner2016-04-271-1/+2
* [AMDGPU][llvm-mc] Add support of TTMP quads. Rework M0 exclusion for SMRD.Artem Tamazov2016-04-271-1/+2
* [AMDGPU][llvm-mc] s_getreg/setreg* - Support symbolic names of hardware regis...Artem Tamazov2016-04-271-9/+28
* [AMDGPU] Assembler: basic support for SDWA instructionsSam Kolton2016-04-261-0/+112
* [AMDGPU][llvm-mc] s_getreg/setreg* - Add hwreg(...) syntax.Artem Tamazov2016-04-251-0/+94
* [AMDGPU] Assembler: prevent parseDPPCtrlOps from eating invalid tokensSam Kolton2016-04-211-2/+14
* AMDGPU/SI: Assembler: improvements to support trap handlers.Nikolay Haustov2016-04-201-69/+123
* [NFC] Header cleanupMehdi Amini2016-04-181-1/+0
* [AMDGPU][llvm-mc] Support of Trap Handler registers (TTMP0..11 and TBA/TMA)gi...Artem Tamazov2016-04-131-21/+34
* [AMDGPU] Assembler: Change dpp_ctrl syntax to match sp3Sam Kolton2016-03-181-46/+88
* [AMDGPU] AsmParser: Factor out parseRegister. NFC.Valery Pykhtin2016-03-141-24/+40
* [AMDGPU] AsmParser: refactor post push_back vector access. NFC.Valery Pykhtin2016-03-141-6/+5
* [AMDGPU] AsmParser: remove redundant isReg checks. NFC.Valery Pykhtin2016-03-141-7/+7
* [AMDGPU] Assembler: Support DPP instructions.Sam Kolton2016-03-091-5/+175
* [AMDGPU] Assembler: Support abs() syntax.Nikolay Haustov2016-03-091-2/+19
* [AMDGPU] Using table-driven amd_kernel_code_t field parser in assembler.Valery Pykhtin2016-03-061-157/+6
* Test commit accessSam Kolton2016-03-041-1/+1
* AMDGPU/SI: add llvm.amdgcn.image.atomic.* intrinsicsNikolay Haustov2016-03-041-3/+47
* Revert "[AMDGPU] Using table-driven amd_kernel_code_t field parser in assembl...Nikolay Haustov2016-03-021-6/+157
* [AMDGPU] Using table-driven amd_kernel_code_t field parser in assembler.Nikolay Haustov2016-03-021-157/+6
* [TableGen] AsmMatcher: Skip optional operands in the midle of instruction if ...Nikolay Haustov2016-03-011-18/+11
* [AMDGPU] Assembler: Basic support for MIMGNikolay Haustov2016-02-261-6/+70
* [AMDGPU] Assembler: Simplify handling of optional operandsNikolay Haustov2016-02-251-72/+59
* Revert r261742, "[AMDGPU] Assembler: Simplify handling of optional operands"NAKAMURA Takumi2016-02-251-61/+72
* [AMDGPU] Assembler: Simplify handling of optional operandsNikolay Haustov2016-02-241-72/+61
* [AMDGPU][llvm-mc] Support for 32-bit inline literalsTom Stellard2016-02-221-33/+58
OpenPOWER on IntegriCloud