summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* AMDGPU/GlobalISel: Select flat loadsMatt Arsenault2019-07-161-12/+5
* [AMDGPU] use v32f32 for 3 mfma intrinsicsStanislav Mekhanoshin2019-07-121-0/+9
* [AMDGPU] gfx908 mfma supportStanislav Mekhanoshin2019-07-111-0/+1
* Remove some redundant code from r290372 and improve a comment.Jay Foad2019-07-111-5/+3
* [AMDGPU] gfx908 atomic fadd and atomic pk_faddStanislav Mekhanoshin2019-07-111-0/+4
* [X86][AMDGPU][DAGCombiner] Move call to allowsMemoryAccess into isLoadBitCast...Craig Topper2019-07-091-4/+9
* [AMDGPU] Packed thread ids in function call ABIStanislav Mekhanoshin2019-06-281-3/+13
* AMDGPU: Write LDS objects out as global symbols in code generationNicolai Haehnle2019-06-251-0/+10
* [TargetLowering] Add MachineMemOperand::Flags to allowsMemoryAccess tests (PR...Simon Pilgrim2019-06-121-2/+4
* AtomicExpand: Don't crash on non-0 allocaMatt Arsenault2019-06-111-0/+1
* AMDGPU: Expand < 32-bit atomicsMatt Arsenault2019-06-111-0/+2
* [AMDGPU] Increases available SGPR for Calling ConventionRyan Taylor2019-05-151-2/+2
* [AMDGPU] Reapplied BFE canonicalization from D60462Simon Pilgrim2019-05-081-11/+25
* Revert r359392 and r358887Craig Topper2019-05-061-25/+11
* [AMDGPU] gfx1010 VMEM and SMEM implementationStanislav Mekhanoshin2019-04-301-0/+55
* [TargetLowering][AMDGPU][X86] Improve SimplifyDemandedBits bitcast handlingSimon Pilgrim2019-04-221-11/+25
* [AMDGPU] Avoid DAG combining assert with fneg(fadd(A,0))Tim Renouf2019-04-181-0/+10
* [AMDGPU] Implemented dwordx3 variants of buffer/tbuffer load/store intrinsicsTim Renouf2019-03-221-1/+0
* [AMDGPU] Added v5i32 and v5f32 register classesTim Renouf2019-03-221-2/+15
* [AMDGPU] Support for v3i32/v3f32Tim Renouf2019-03-211-13/+98
* [AMDGPU] Add buffer/load 8/16 bit overloaded intrinsicsRyan Taylor2019-03-191-0/+22
* [TargetLowering] Add code size information on isFPImmLegal. NFCAdhemerval Zanella2019-03-181-1/+2
* [AMDGPU] Prepare for introduction of v3 and v5 MVTsTim Renouf2019-03-171-3/+4
* AMDGPU: Move d16 load matching to preprocess stepMatt Arsenault2019-03-081-0/+6
* AMDGPU: Fix crashes in invalid call casesMatt Arsenault2019-02-281-4/+3
* Implementation of asm-goto support in LLVMCraig Topper2019-02-081-0/+1
* AMDGPU: Fix assert on trunc from bitcast of build_vectorMatt Arsenault2019-02-051-1/+1
* [AMDGPU] Add intrinsics for 16 bit interpolationTim Corringham2019-01-281-0/+3
* Codegen support for atomicrmw fadd/fsubMatt Arsenault2019-01-221-3/+7
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* AMDGPU: Remove llvm.SI.load.constMatt Arsenault2019-01-181-1/+0
* AMDGPU: Add llvm.amdgcn.ds.ordered.add & swapMarek Olsak2019-01-161-0/+1
* [TargetLowering][AMDGPU] Remove the SimplifyDemandedBits function that takes ...Craig Topper2019-01-071-30/+52
* [AMDGPU] Always use the version of computeKnownBits that returns a value. NFCI.Simon Pilgrim2018-12-211-14/+7
* [x86] allow vector load narrowing with multi-use valuesSanjay Patel2018-11-101-1/+4
* AMDGPU: Fix assertion with bitcast from i64 constant to v4i16Matt Arsenault2018-11-021-3/+4
* Check shouldReduceLoadWidth from SimplifySetCCStanislav Mekhanoshin2018-10-311-0/+12
* DAG: Change behavior of fminnum/fmaxnum nodesMatt Arsenault2018-10-221-0/+8
* AMDGPU: Expand atomicrmw nand in IRMatt Arsenault2018-10-021-0/+7
* AMDGPU: Expand vector canonicalizesMatt Arsenault2018-09-181-0/+1
* AMDGPU: Remove remnants of old address space mappingMatt Arsenault2018-08-311-4/+3
* [AMDGPU] Add support for multi-dword s.buffer.load intrinsicTim Renouf2018-08-251-0/+1
* AMDGPU: Fix not respecting byval alignment in call frame setupMatt Arsenault2018-08-221-2/+1
* AMDGPU: Custom lower fexpMatt Arsenault2018-08-161-0/+32
* AMDGPU: Fold fneg into fmed3Matt Arsenault2018-08-151-0/+11
* AMDGPU: Address todo for handling 1/(2 pi)Matt Arsenault2018-08-151-6/+23
* AMDGPU: More canonicalized operationsMatt Arsenault2018-08-101-1/+11
* AMDGPU: cvt_pk_rtz_f16 canonicalizesMatt Arsenault2018-08-061-1/+2
* AMDGPU: Treat more custom operations as canonicalizingMatt Arsenault2018-08-061-1/+4
* DAG: Enhance isKnownNeverNaNMatt Arsenault2018-08-031-0/+83
OpenPOWER on IntegriCloud