| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
|
|
|
|
|
|
|
|
|
|
| |
- Ensure that (operation) legalization emits proper FDIV libcall when needed.
- Fix various bugs encountered during llvm-spu-gcc build, along with various
cleanups.
- Start supporting double precision comparisons for remaining libgcc2 build.
Discovered interesting DAGCombiner feature, which is currently solved via
custom lowering (64-bit constants are not legal on CellSPU, but DAGCombiner
insists on inserting one anyway.)
- Update README.
llvm-svn: 62664
|
| |
|
|
|
|
| |
multiple values. For example, a load with an illegal operand (a load produces two values, a value and chain).
llvm-svn: 62663
|
| |
|
|
| |
llvm-svn: 62639
|
| |
|
|
| |
llvm-svn: 62638
|
| |
|
|
| |
llvm-svn: 62625
|
| |
|
|
|
|
| |
the last reference is also the last def (i.e. dead def), it should also check if last reference is the current machine instruction being processed. This can happen when it is processing a physical register use and setting the current machine instruction as sub-register's last ref.
llvm-svn: 62617
|
| |
|
|
|
|
|
| |
causing the limited precision stuff to produce the wrong result for values in
the range [0, 1).
llvm-svn: 62615
|
| |
|
|
| |
llvm-svn: 62610
|
| |
|
|
| |
llvm-svn: 62602
|
| |
|
|
|
|
| |
sub-register indices as well.
llvm-svn: 62600
|
| |
|
|
| |
llvm-svn: 62596
|
| |
|
|
| |
llvm-svn: 62594
|
| |
|
|
| |
llvm-svn: 62589
|
| |
|
|
| |
llvm-svn: 62573
|
| |
|
|
| |
llvm-svn: 62571
|
| |
|
|
|
|
|
| |
as its comment says, even in the case where it will be generating
extending loads. This fixes PR3216.
llvm-svn: 62557
|
| |
|
|
|
|
| |
types. After all there was a reason why std::map was used initially!
llvm-svn: 62555
|
| |
|
|
| |
llvm-svn: 62547
|
| |
|
|
| |
llvm-svn: 62545
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
| |
SDNode subclasses to keep state that requires non-trivial
destructors, however it was already effectively impossible,
since the destructor isn't actually ever called. There currently
aren't any SDNode subclasses affected by this, and in general
it's desireable to keep SDNode objects light-weight.
This eliminates the last virtual member function in the SDNode
class, so it eliminates the need for a vtable pointer, making
SDNode smaller.
llvm-svn: 62539
|
| |
|
|
|
|
|
|
|
|
|
|
|
| |
uses are added to the From node while it is processing From's
use list, because of automatic local CSE. The fix is to avoid
visiting any new uses.
Fix a few places in the DAGCombiner that assumed that after
a RAUW call, the From node has no users and may be deleted.
This fixes PR3018.
llvm-svn: 62533
|
| |
|
|
| |
llvm-svn: 62467
|
| |
|
|
| |
llvm-svn: 62459
|
| |
|
|
| |
llvm-svn: 62423
|
| |
|
|
| |
llvm-svn: 62421
|
| |
|
|
| |
llvm-svn: 62412
|
| |
|
|
| |
llvm-svn: 62410
|
| |
|
|
| |
llvm-svn: 62406
|
| |
|
|
| |
llvm-svn: 62383
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
| |
and every other instruction in their blocks to keep the terminator
instructions at the end, teach the post-RA scheduler how to operate
on ranges of instructions, and exclude terminators from the range
of instructions that get scheduled.
Also, exclude mid-block labels, such as EH_LABEL instructions, and
schedule code before them separately from code after them. This
fixes problems with the post-RA scheduler moving code past
EH_LABELs.
llvm-svn: 62366
|
| |
|
|
|
|
|
| |
to 0, to ensure that the subsequent code doesn't try to break the
dependence.
llvm-svn: 62365
|
| |
|
|
|
|
| |
member directly, which is private as of r55504.
llvm-svn: 62364
|
| |
|
|
|
|
|
|
| |
array instead, since this is what the scheduler actually cares about.
And remove a check that is unnecessary, since it can assume that
SUnits isn't empty.
llvm-svn: 62362
|
| |
|
|
| |
llvm-svn: 62359
|
| |
|
|
| |
llvm-svn: 62358
|
| |
|
|
|
|
| |
by a single CopyToReg, it reuses the virtual register assigned to the CopyToReg. This won't work for SDNode that is a clone or is itself cloned. Disable this optimization for those nodes or it can end up with non-SSA machine instructions.
llvm-svn: 62356
|
| |
|
|
| |
llvm-svn: 62341
|
| |
|
|
| |
llvm-svn: 62328
|
| |
|
|
|
|
| |
warning.
llvm-svn: 62327
|
| |
|
|
|
|
|
| |
Split Support/Registry.h into two files so that we have less to
recompile every time CommandLine.h is changed.
llvm-svn: 62312
|
| |
|
|
| |
llvm-svn: 62307
|
| |
|
|
| |
llvm-svn: 62298
|
| |
|
|
| |
llvm-svn: 62294
|
| |
|
|
|
|
|
| |
a new toy hazard recognizier heuristic which attempts to direct the
scheduler to avoid clumping large groups of loads or stores too densely.
llvm-svn: 62291
|
| |
|
|
| |
llvm-svn: 62288
|
| |
|
|
| |
llvm-svn: 62286
|
| |
|
|
| |
llvm-svn: 62285
|
| |
|
|
|
|
|
| |
to support MachineInstr-based scheduling in addition to
SDNode-based scheduling.
llvm-svn: 62284
|
| |
|
|
|
|
|
|
|
| |
loops, hoisting instructions all the way out in one step rather
than hoisting them one nest level at a time. Also, make a few
other code simplifications. This speeds up MachineLICM
by several fold.
llvm-svn: 62283
|
| |
|
|
| |
llvm-svn: 62279
|