summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
Commit message (Expand)AuthorAgeFilesLines
* Change how finalizeBundle selects debug location for the BUNDLE instructionBjorn Pettersson2018-08-211-1/+11
* [DAGCombiner] Reduce load widths of shifted masksSam Parker2018-08-211-8/+41
* [TargetLowering] Add BuildSDiv support for division by one or negone.Simon Pilgrim2018-08-211-15/+27
* [RegisterCoalescer] Do not assert when trying to remat dead valuesBjorn Pettersson2018-08-211-1/+2
* Consistently use MemoryLocation::UnknownSize to indicate unknown access sizeKrzysztof Parzyszek2018-08-206-16/+37
* [FPEnv] Support constrained FREM intrinsicCameron McInally2018-08-203-0/+7
* [PSV] Update API to be able to use TargetCustom without UB.Marcello Maggioni2018-08-201-2/+2
* Revert "Revert r339977: [GISel]: Add Opcodes for a few LLVM Intrinsics"Aditya Nandakumar2018-08-201-0/+10
* [TargetLowering] Disable BuildSDiv division by one or negone.Simon Pilgrim2018-08-201-1/+2
* Revert rr340111 "[GISel]: Add Legalization/lowering code for bit counting ope...Reid Kleckner2018-08-201-121/+1
* [SelectionDAG] Reuse the Op's VT. NFCI.Simon Pilgrim2018-08-201-2/+2
* [SelectionDAG] Add partial sign-bit support to ComputeNumSignBits for BITCAST...Simon Pilgrim2018-08-201-2/+16
* [SelectionDAG] Add basic demanded elements support to ComputeNumSignBits for ...Simon Pilgrim2018-08-191-1/+8
* [DebugInfo] In FastISel, convert llvm.dbg.label to DBG_LABEL MI.Hsiangkai Wang2018-08-181-0/+12
* [DAGCombiner] Allow divide by constant optimization on opaque constants.Craig Topper2018-08-181-2/+2
* [GISel]: Add Legalization/lowering code for bit counting operationsAditya Nandakumar2018-08-181-1/+121
* DAG: Fix isKnownNeverNaN for basic non-sNaN casesMatt Arsenault2018-08-171-12/+7
* [DebugInfo] Generate DWARF debug information for labels. (Fix leak problems)Hsiangkai Wang2018-08-1716-149/+407
* [AtomicExpandPass] Widen partword atomicrmw or/xor/and before tryExpandAtomicRMWAlex Bradbury2018-08-171-4/+48
* [DAGCombiner] extractShiftForRotate - fix out of range shift issueSimon Pilgrim2018-08-171-2/+2
* [DAGCombine] Improve (sra (sra x, c1), c2) -> (sra x, (add c1, c2)) foldingSimon Pilgrim2018-08-171-17/+16
* Fix "control reaches end of non-void function" -Wreturn-type warning. NFCI.Simon Pilgrim2018-08-171-0/+1
* [MISC]Fix wrong usage of std::equal()Chen Zheng2018-08-171-1/+1
* Revert r339977: [GISel]: Add Opcodes for a few LLVM IntrinsicsChandler Carruth2018-08-171-10/+0
* [GISel]: Add Opcodes for a few LLVM IntrinsicsAditya Nandakumar2018-08-171-0/+10
* DebugInfo: Remove command line (& target-based) disabling of pubnames in favo...David Blaikie2018-08-163-14/+2
* [x86/MIR] Implement support for pre- and post-instruction symbols, asChandler Carruth2018-08-166-29/+210
* [DAGCombiner] Don't reassociate operations that have the vector reduction fla...Craig Topper2018-08-161-9/+13
* [MI] Change the array of `MachineMemOperand` pointers to beChandler Carruth2018-08-1612-162/+192
* DebugInfo: Add metadata support for disabling DWARF pub sectionsDavid Blaikie2018-08-165-38/+68
* [MachineVerifier] Check if predecessor is jointly dominated by undefsKrzysztof Parzyszek2018-08-161-1/+11
* [SelectionDAG] Improve the legalisation lowering of UMULO.Eli Friedman2018-08-161-17/+48
* [RegisterCoalescer] Shrink to uses if needed after removeCopyByCommutingDefKrzysztof Parzyszek2018-08-161-24/+54
* [TargetLowering] Add support for non-uniform vectors to BuildSDIVSimon Pilgrim2018-08-161-10/+24
* [TargetLowering] Refactor BuildSDIV in preparation for D50765. NFCI.Simon Pilgrim2018-08-161-24/+36
* [CodeGenPrepare] Add BothExtension type to PromotedInstsGuozhi Wei2018-08-151-7/+49
* DAG: Use getObjectOffset helperMatt Arsenault2018-08-151-4/+1
* DAG: Try to custom lower when promoting float operandsMatt Arsenault2018-08-151-0/+5
* [RegisterCoalescer] Ensure that both registers have subranges if one doesKrzysztof Parzyszek2018-08-151-1/+4
* [RegisterCoalescer] Reset VNInfo def when copying segments overKrzysztof Parzyszek2018-08-151-2/+6
* [RegAlloc] Check that subreg liveness tracking applies to given virtual regKrzysztof Parzyszek2018-08-151-1/+1
* [TargetLowering] Minor cleanup of TargetLowering::BuildSDIV. NFCI.Simon Pilgrim2018-08-151-21/+20
* [TargetLowering] Minor refactor to TargetLowering::BuildUDIV to merge scalar/...Simon Pilgrim2018-08-151-41/+31
* [DagCombiner] Don't bother adding to the work list if TLI.BuildSDIVPow2 faile...Simon Pilgrim2018-08-151-4/+6
* [TargetLowering] Add support for non-uniform vectors to BuildExactSDIVSimon Pilgrim2018-08-151-12/+24
* [SDAG] Remove the reliance on MI's allocation strategy forChandler Carruth2018-08-146-40/+45
* [FPEnv] Scalarize StrictFP vector operationsCameron McInally2018-08-142-0/+50
* [ARM] Make PerformSHLSimplify add nodes to the DAG worklist correctly.Eli Friedman2018-08-141-2/+3
* [DebugInfoMetadata] Added DIFlags interface in DIBasicType.Adrian Prantl2018-08-141-0/+5
* Revert "[DebugInfo] Generate DWARF debug information for labels. (Fix leak pr...Bruno Cardoso Lopes2018-08-1416-407/+149
OpenPOWER on IntegriCloud