summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SwiftErrorValueTracking.cpp
Commit message (Collapse)AuthorAgeFilesLines
* Prune a LegacyDivergenceAnalysis and MachineLoopInfo include eachReid Kleckner2019-10-191-1/+2
| | | | | | Now X86ISelLowering doesn't depend on many IR analyses. llvm-svn: 375320
* GlobalISel: Remove unsigned variant of SrcOpMatt Arsenault2019-06-241-9/+9
| | | | | | | | | Force using Register. One downside is the generated register enums require explicit conversion. llvm-svn: 364194
* CodeGen: Introduce a class for registersMatt Arsenault2019-06-241-3/+3
| | | | | | | | | Avoids using a plain unsigned for registers throughoug codegen. Doesn't attempt to change every register use, just something a little more than the set needed to build after changing the return type of MachineOperand::getReg(). llvm-svn: 364191
* CodeGen: factor out swifterror value tracking.Tim Northover2019-05-241-0/+312
llvm-svn: 361607
OpenPOWER on IntegriCloud