| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
|
|
|
|
|
| |
Note that "hasDotLocAndDotFile"-style debug info was already broken;
people wanting this functionality should implement it in the
AsmPrinter/DwarfWriter code.
llvm-svn: 89711
|
| |
|
|
| |
llvm-svn: 89683
|
| |
|
|
|
|
| |
SelectionDAGBuild.cpp to SelectionDAGBuilder.cpp.
llvm-svn: 89681
|
| |
|
|
|
|
| |
in this file.
llvm-svn: 89675
|
| |
|
|
|
|
| |
FunctionLoweringInfo.cpp.
llvm-svn: 89674
|
| |
|
|
| |
llvm-svn: 89671
|
| |
|
|
|
|
|
| |
of SelectionDAGBuild.h/cpp into its own files, to help separate
general lowering logic from SelectionDAG-specific lowering logic.
llvm-svn: 89667
|
| |
|
|
| |
llvm-svn: 89536
|
| |
|
|
|
|
|
| |
and stores, handle the case where the element size is not
a valid target type correctly (PPC).
llvm-svn: 89521
|
| |
|
|
|
|
| |
and support for blockaddresses in x86-32 PIC mode.
llvm-svn: 89506
|
| |
|
|
|
|
|
|
| |
which was an expensive checks failure due to a bug in the checking. This
patch in essence reverts the original fix for PR3393, and refixes it by a
tweak to the way expensive checking is done.
llvm-svn: 89454
|
| |
|
|
|
|
| |
tail call has been encountered.
llvm-svn: 89444
|
| |
|
|
|
|
|
|
|
|
| |
unconditional branches or fallthroghes. Instcombine/SimplifyCFG
should be simplifying branches with known conditions.
This fixes some problems caused by these transformations not
updating the MachineBasicBlock CFG.
llvm-svn: 89017
|
| |
|
|
| |
llvm-svn: 88953
|
| |
|
|
| |
llvm-svn: 88737
|
| |
|
|
| |
llvm-svn: 88672
|
| |
|
|
|
|
| |
PPC is such a target; make it work.
llvm-svn: 87060
|
| |
|
|
|
|
|
|
|
|
|
|
|
| |
slots. The AsmPrinter will use this information to determine whether to
print a spill/reload comment.
Remove default argument values. It's too easy to pass a wrong argument
value when multiple arguments have default values. Make everything
explicit to trap bugs early.
Update all targets to adhere to the new interfaces..
llvm-svn: 87022
|
| |
|
|
|
|
| |
StringsEqualNoCase (from StringExtras.h) to it.
llvm-svn: 87020
|
| |
|
|
|
|
| |
make it permanent and remove old way of inserting intrinsics to encode debug info for line number and scopes.
llvm-svn: 87014
|
| |
|
|
|
|
| |
in return registers will be returned through a hidden sret parameter introduced during SelectionDAG construction.
llvm-svn: 86876
|
| |
|
|
|
|
|
|
|
| |
constant whose component type is not a legal type for the target.
(If the target ConstantPool cannot handle this type either, it has
an opportunity to merge elements. In practice any target with
8-bit bytes must support i8 *as data*). 7320806 (partial).
llvm-svn: 86751
|
| |
|
|
| |
llvm-svn: 86748
|
| |
|
|
|
|
| |
just throw them away.
llvm-svn: 86678
|
| |
|
|
| |
llvm-svn: 86601
|
| |
|
|
| |
llvm-svn: 86600
|
| |
|
|
| |
llvm-svn: 86522
|
| |
|
|
| |
llvm-svn: 86384
|
| |
|
|
| |
llvm-svn: 86354
|
| |
|
|
| |
llvm-svn: 86340
|
| |
|
|
|
|
| |
values can be lowered to registers. Coming soon, code to perform sret-demotion if return values cannot be lowered to registers
llvm-svn: 86324
|
| |
|
|
| |
llvm-svn: 86151
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
| |
- Be consistent when referring to MachineBasicBlocks: BB#0.
- Be consistent when referring to virtual registers: %reg1024.
- Be consistent when referring to unknown physical registers: %physreg10.
- Be consistent when referring to known physical registers: %RAX
- Be consistent when referring to register 0: %reg0
- Be consistent when printing alignments: align=16
- Print jump table contents.
- Don't print host addresses, in general.
- and various other cleanups.
llvm-svn: 85682
|
| |
|
|
|
|
| |
that uses this information knows to behave conservatively.
llvm-svn: 85654
|
| |
|
|
| |
llvm-svn: 85648
|
| |
|
|
|
|
|
| |
results. This works around a problem affecting targets which rely on
MVT::Flag to handle physical register defs.
llvm-svn: 85638
|
| |
|
|
| |
llvm-svn: 85556
|
| |
|
|
| |
llvm-svn: 85536
|
| |
|
|
|
|
| |
*ISelDAGToDAG.cpp to being regular code in SelectionDAGISel.cpp.
llvm-svn: 85530
|
| |
|
|
|
|
|
|
| |
bunch of associated comments, because it doesn't have anything to do
with DAGs or scheduling. This is another step in decoupling MachineInstr
emitting from scheduling.
llvm-svn: 85517
|
| |
|
|
| |
llvm-svn: 85436
|
| |
|
|
|
|
| |
chains have no users, they can't be predecessors of the condition.
llvm-svn: 85394
|
| |
|
|
|
|
|
| |
recursive to avoid consuming extraordinary amounts of stack space
when processing tall graphs.
llvm-svn: 85369
|
| |
|
|
| |
llvm-svn: 85361
|
| |
|
|
|
|
| |
MachineLICM and other things which run before LiveVariables is run.
llvm-svn: 85360
|
| |
|
|
| |
llvm-svn: 85351
|
| |
|
|
| |
llvm-svn: 85325
|
| |
|
|
| |
llvm-svn: 85323
|
| |
|
|
| |
llvm-svn: 85296
|
| |
|
|
|
|
| |
returns true if the fp immediate can be natively codegened by target.
llvm-svn: 85281
|