summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG
Commit message (Expand)AuthorAgeFilesLines
* BIT_CONVERT has been renamed to BITCAST.Evan Cheng2011-03-141-1/+1
* Minor optimization. sign-ext/anyext of undef is still undef.Evan Cheng2011-03-141-0/+4
* Teach FastISel to support register-immediate-immediate instructions.Owen Anderson2011-03-111-0/+23
* Replace -dag-chain-limit flag with constant. It has survived a release cycle ...Andrew Trick2011-03-111-3/+1
* Avoid replacing the value of a directly stored load with the stored value if ...Evan Cheng2011-03-111-2/+1
* Re-commit 127368 and 127371. They are exonerated.Evan Cheng2011-03-102-10/+23
* Revert 127368 and 127371 for now.Evan Cheng2011-03-092-23/+10
* Change the definition of TargetRegisterInfo::getCrossCopyRegClass to be moreEvan Cheng2011-03-092-10/+23
* Improve pre-RA-sched register pressure tracking for duplicate operands.Andrew Trick2011-03-091-1/+5
* Fix typo, make helper static.Benjamin Kramer2011-03-091-3/+3
* Fix some latent bugs if the nodes are unschedulable. We'd gotten awayEric Christopher2011-03-082-1/+10
* Further improvements to pre-RA-sched=list-ilp.Andrew Trick2011-03-081-17/+62
* Move getRegPressureLimit() from TargetLoweringInfo to TargetRegisterInfo.Cameron Zwarich2011-03-071-1/+1
* Use the correct LHS type when determining the legalization of a shift's RHS t...Owen Anderson2011-03-072-5/+8
* Typo.Eric Christopher2011-03-061-1/+1
* Disable a couple of experimental heuristics to get the best results from the ...Andrew Trick2011-03-061-2/+2
* Be explicit with abs(). Visual Studio workaround.Andrew Trick2011-03-051-4/+6
* Fix for -sched-high-latency-cycles in sched=list-ilp mode.Andrew Trick2011-03-051-1/+3
* Missing comment.Andrew Trick2011-03-051-0/+2
* Increased the register pressure limit on x86_64 from 8 to 12Andrew Trick2011-03-052-23/+156
* Revert commit 126684 "Use the correct shift amount type". It is only the cor...Duncan Sands2011-03-041-1/+1
* Minor pre-RA-sched fixes and cleanup.Andrew Trick2011-03-041-7/+15
* There are times when the landing pad won't have a call to 'eh.selector' inBill Wendling2011-03-031-9/+23
* Revert r123908; the code in question is completely untested and wrong.Eli Friedman2011-03-032-28/+0
* Avoid exponential blow-up when printing DAGs.Bob Wilson2011-03-021-2/+5
* Can't introduce floating-point immediate constants after legalization.Stuart Hastings2011-03-021-2/+6
* Add a few missed unary cases when legalizing vector results. Put some casesDuncan Sands2011-03-011-31/+43
* trailing whitespace.Jim Grosbach2011-03-011-1/+1
* Generalize the register matching code in DAGISel a bit.Jim Grosbach2011-03-011-0/+12
* Use the correct shift amount type.Owen Anderson2011-02-281-1/+1
* Clean whitespace.Owen Anderson2011-02-281-3/+3
* Legalize support for fpextend of vector. PR9309.Duncan Sands2011-02-271-0/+2
* Fix typos in the comments.Nadav Rotem2011-02-271-4/+7
* Pass the graph to the DOTGraphTraits.getEdgeAttributes().Tobias Grosser2011-02-271-1/+2
* Add some DAGCombines for (adde 0, 0, glue), which are useful to optimize lega...Benjamin Kramer2011-02-261-0/+38
* Allow targets to specify a the type of the RHS of a shift parameterized on th...Owen Anderson2011-02-256-96/+117
* Fix formatting of debug helper string.Jim Grosbach2011-02-251-1/+1
* Set NumSignBits to 1 if KnownZero/KnownOne are being zero extended. In theory itCameron Zwarich2011-02-251-0/+1
* We only want to zero extend the existing information if the bit width isCameron Zwarich2011-02-251-1/+1
* Enable support for vector sext and trunc:Nadav Rotem2011-02-241-10/+17
* Merge information about the number of zero, one, and sign bits of live-outCameron Zwarich2011-02-242-1/+122
* Add a getNumSignBits() method to APInt.Cameron Zwarich2011-02-241-6/+1
* Add a mechanism for invalidating the LiveOutInfo of a PHI, and use it wheneverCameron Zwarich2011-02-241-1/+18
* Track blocks visited in reverse postorder.Cameron Zwarich2011-02-242-0/+5
* Refactor the LiveOutInfo interface into a few methods on FunctionLoweringInfoCameron Zwarich2011-02-242-17/+9
* Have isel visit blocks in reverse postorder rather than an undefined order. ThisCameron Zwarich2011-02-241-2/+5
* Roll out r126169 and r126170 in an attempt to fix the selfhost bot.Cameron Zwarich2011-02-223-59/+9
* Merge information about the number of zero, one, and sign bits of live-out re...Cameron Zwarich2011-02-223-7/+54
* Have isel visit blocks in reverse postorder rather than an undefined order. ThisCameron Zwarich2011-02-221-2/+5
* Revert r124611 - "Keep track of incoming argument's location while emitting L...Devang Patel2011-02-212-11/+2
OpenPOWER on IntegriCloud