| Commit message (Collapse) | Author | Age | Files | Lines | 
| | 
| 
| 
| 
| 
| 
| 
| 
| 
|  | 
unconditional branches or fallthroghes. Instcombine/SimplifyCFG
should be simplifying branches with known conditions.
This fixes some problems caused by these transformations not
updating the MachineBasicBlock CFG.
llvm-svn: 89017
 | 
| | 
| 
| 
|  | 
llvm-svn: 88953
 | 
| | 
| 
| 
|  | 
llvm-svn: 88737
 | 
| | 
| 
| 
|  | 
llvm-svn: 88672
 | 
| | 
| 
| 
| 
| 
|  | 
PPC is such a target; make it work.
llvm-svn: 87060
 | 
| | 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
|  | 
slots.  The AsmPrinter will use this information to determine whether to
print a spill/reload comment.
Remove default argument values.  It's too easy to pass a wrong argument
value when multiple arguments have default values.  Make everything
explicit to trap bugs early.
Update all targets to adhere to the new interfaces..
llvm-svn: 87022
 | 
| | 
| 
| 
| 
| 
|  | 
StringsEqualNoCase (from StringExtras.h) to it.
llvm-svn: 87020
 | 
| | 
| 
| 
| 
| 
|  | 
make it permanent and remove old way of inserting intrinsics to encode debug info for line number and scopes.
llvm-svn: 87014
 | 
| | 
| 
| 
| 
| 
|  | 
in return registers will be returned through a hidden sret parameter introduced during SelectionDAG construction.
llvm-svn: 86876
 | 
| | 
| 
| 
| 
| 
| 
| 
| 
|  | 
constant whose component type is not a legal type for the target.
(If the target ConstantPool cannot handle this type either, it has
an opportunity to merge elements.  In practice any target with
8-bit bytes must support i8 *as data*).  7320806 (partial).
llvm-svn: 86751
 | 
| | 
| 
| 
|  | 
llvm-svn: 86748
 | 
| | 
| 
| 
| 
| 
|  | 
just throw them away.
llvm-svn: 86678
 | 
| | 
| 
| 
|  | 
llvm-svn: 86601
 | 
| | 
| 
| 
|  | 
llvm-svn: 86600
 | 
| | 
| 
| 
|  | 
llvm-svn: 86522
 | 
| | 
| 
| 
|  | 
llvm-svn: 86384
 | 
| | 
| 
| 
|  | 
llvm-svn: 86354
 | 
| | 
| 
| 
|  | 
llvm-svn: 86340
 | 
| | 
| 
| 
| 
| 
|  | 
values can be lowered to registers.  Coming soon, code to perform sret-demotion if return values cannot be lowered to registers
llvm-svn: 86324
 | 
| | 
| 
| 
|  | 
llvm-svn: 86151
 | 
| | 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
|  | 
- Be consistent when referring to MachineBasicBlocks: BB#0.
 - Be consistent when referring to virtual registers: %reg1024.
 - Be consistent when referring to unknown physical registers: %physreg10.
 - Be consistent when referring to known physical registers: %RAX
 - Be consistent when referring to register 0: %reg0
 - Be consistent when printing alignments: align=16
 - Print jump table contents.
 - Don't print host addresses, in general.
 - and various other cleanups.
llvm-svn: 85682
 | 
| | 
| 
| 
| 
| 
|  | 
that uses this information knows to behave conservatively.
llvm-svn: 85654
 | 
| | 
| 
| 
|  | 
llvm-svn: 85648
 | 
| | 
| 
| 
| 
| 
| 
|  | 
results. This works around a problem affecting targets which rely on
MVT::Flag to handle physical register defs.
llvm-svn: 85638
 | 
| | 
| 
| 
|  | 
llvm-svn: 85556
 | 
| | 
| 
| 
|  | 
llvm-svn: 85536
 | 
| | 
| 
| 
| 
| 
|  | 
*ISelDAGToDAG.cpp to being regular code in SelectionDAGISel.cpp.
llvm-svn: 85530
 | 
| | 
| 
| 
| 
| 
| 
| 
|  | 
bunch of associated comments, because it doesn't have anything to do
with DAGs or scheduling. This is another step in decoupling MachineInstr
emitting from scheduling.
llvm-svn: 85517
 | 
| | 
| 
| 
|  | 
llvm-svn: 85436
 | 
| | 
| 
| 
| 
| 
|  | 
chains have no users, they can't be predecessors of the condition.
llvm-svn: 85394
 | 
| | 
| 
| 
| 
| 
| 
|  | 
recursive to avoid consuming extraordinary amounts of stack space
when processing tall graphs.
llvm-svn: 85369
 | 
| | 
| 
| 
|  | 
llvm-svn: 85361
 | 
| | 
| 
| 
| 
| 
|  | 
MachineLICM and other things which run before LiveVariables is run.
llvm-svn: 85360
 | 
| | 
| 
| 
|  | 
llvm-svn: 85351
 | 
| | 
| 
| 
|  | 
llvm-svn: 85325
 | 
| | 
| 
| 
|  | 
llvm-svn: 85323
 | 
| | 
| 
| 
|  | 
llvm-svn: 85296
 | 
| | 
| 
| 
| 
| 
|  | 
returns true if the fp immediate can be natively codegened by target.
llvm-svn: 85281
 | 
| | 
| 
| 
| 
| 
| 
|  | 
(assembler,asmprinter, bc reader+writer) and document it.  Codegen
currently aborts on it.
llvm-svn: 85274
 | 
| | 
| 
| 
| 
| 
|  | 
thread safe either.
llvm-svn: 85253
 | 
| | 
| 
| 
| 
| 
|  | 
do anything than return "I don't know" at the moment.
llvm-svn: 85189
 | 
| | 
| 
| 
| 
| 
| 
|  | 
Remove LowerAllocations pass.
Update some more passes to treate free calls just like they were treating FreeInst.
llvm-svn: 85176
 | 
| | 
| 
| 
| 
| 
|  | 
VISIBILITY_HIDDEN removal.
llvm-svn: 85043
 | 
| | 
| 
| 
| 
| 
| 
|  | 
Chris claims we should never have visibility_hidden inside any .cpp file but
that's still not true even after this commit.
llvm-svn: 85042
 | 
| | 
| 
| 
| 
| 
|  | 
the scale overflows pointer-sized arithmetic. This fixes PR5281.
llvm-svn: 84954
 | 
| | 
| 
| 
|  | 
llvm-svn: 84806
 | 
| | 
| 
| 
| 
| 
|  | 
transform.
llvm-svn: 84683
 | 
| | 
| 
| 
| 
| 
| 
| 
| 
| 
| 
|  | 
stack slots and giving them different PseudoSourceValue's did not fix the
problem of post-alloc scheduling miscompiling llvm itself.
- Apply Dan's conservative workaround by assuming any non fixed stack slots can
alias other memory locations. This means a load from spill slot #1 cannot 
move above a store of spill slot #2. 
- Enable post-alloc scheduling for x86 at optimization leverl Default and above.
llvm-svn: 84424
 | 
| | 
| 
| 
| 
| 
|  | 
PseudoSourceValue.
llvm-svn: 84411
 | 
| | 
| 
| 
|  | 
llvm-svn: 84321
 |