summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* CodeGen: Fix pointer info in SplitVecOp_EXTRACT_VECTOR_ELT/SplitVecRes_INSERT...Yaxun Liu2017-12-021-1/+1
* DAG: Add nuw when splitting loads and storesMatt Arsenault2017-11-291-17/+12
* Use getStoreSize() in various places instead of 'BitSize >> 3'.Jonas Paulsson2017-11-281-3/+3
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-4/+4
* DAG: Add computeKnownBitsForFrameIndexMatt Arsenault2017-11-081-0/+13
* [SelectionDAG] Don't subject ISD:Constant to the depth limit in TargetLowerin...Craig Topper2017-10-211-5/+7
* Use the return value of UpdateNodeOperands(); in some cases, UpdateNodeOperan...Mark Searles2017-10-161-1/+1
* [SelectionDAG] Cleanup the SIGN_EXTEND_INREG handling in computeKnownBits. NFCICraig Topper2017-10-131-26/+14
* [SelectionDAG] Fix typo in comment. NFCCraig Topper2017-10-131-1/+1
* [SelectionDAG] Const-correct the DemandedMask argument to one of the overload...Craig Topper2017-10-121-1/+1
* [SelectionDAG] Simplify the ISD::SIGN_EXTEND/ZERO_EXTEND handling to use less...Craig Topper2017-10-121-25/+11
* CodeGen: Fix pointer info in expandUnalignedLoad/StoreYaxun Liu2017-09-291-12/+21
* [SelectionDAG] Teach simplifyDemandedBits to handle shifts by constant splat ...Craig Topper2017-09-251-62/+70
* [SelectionDAG] Replace a flag that can never be true with an assert.Craig Topper2017-09-211-3/+2
* [SelectionDAG] Use APInt::getActivebits instead of Bitwidth - leading zeros.Craig Topper2017-09-201-1/+1
* [SelectionDAG] Use APInt::isSubsetOf. NFCCraig Topper2017-06-161-3/+3
* [SelectionDAG] Use APInt::isNullValue/isOneValue. NFCCraig Topper2017-06-161-3/+3
* [TargetLowering] Use ConstantSDNode::isOne and getSExtValue instead of gettin...Craig Topper2017-06-161-6/+6
* [DAG] Move SelectionDAG::isCommutativeBinOp to TargetLowering.Simon Pilgrim2017-06-071-3/+3
* [TargetLowering] fix formatting; NFCSanjay Patel2017-06-021-2/+1
* nits in TargetLowering.cpp . NFCAmaury Sechet2017-06-021-13/+20
* [KnownBits] Use !hasConflict() in asserts in place of Zero & One == 0 or simi...Craig Topper2017-05-231-17/+17
* Use SDValue::getOperand() helper. NFCI.Simon Pilgrim2017-05-121-6/+5
* [KnownBits] Add wrapper methods for setting and clear all bits in the underly...Craig Topper2017-05-051-1/+1
* [KnownBits] Add zext, sext, and trunc methods to KnownBitsCraig Topper2017-05-031-10/+5
* [TargetLowering] use isSubsetOf in SimplifyDemandedBits; NFCISanjay Patel2017-05-031-18/+14
* Generalize the specialized flag-carrying SDNodes by moving flags into SDNode.Amara Emerson2017-05-011-12/+11
* Make getParamAlignment use argument numbersReid Kleckner2017-04-281-2/+1
* [SelectionDAG] Use KnownBits struct in DAG's computeKnownBits and simplifyDem...Craig Topper2017-04-281-165/+142
* [SelectionDAG] Use various APInt methods to reduce temporary APInt creationCraig Topper2017-04-281-26/+17
* [APInt] Use inplace shift methods where possible. NFCICraig Topper2017-04-281-2/+2
* [TargetLowering] fix isConstTrueVal to account for build vector truncationSanjay Patel2017-04-261-13/+17
* [DAG] add FIXME comments for splat detection; NFCSanjay Patel2017-04-261-0/+3
* Move value type list from TargetRegisterClass to TargetRegisterInfoKrzysztof Parzyszek2017-04-241-3/+3
* Revert r301231: Accidentally committed stale filesKrzysztof Parzyszek2017-04-241-3/+3
* Move value type list from TargetRegisterClass to TargetRegisterInfoKrzysztof Parzyszek2017-04-241-3/+3
* Revert "[APInt] Fix a few places that use APInt::getRawData to operate within...Renato Golin2017-04-231-2/+2
* [APInt] Use operator<<= where possible. NFCCraig Topper2017-04-231-1/+1
* [APInt] Use ashInPlace where possible.Craig Topper2017-04-231-1/+1
* [AArch64] Improve code generation for logical instructions takingAkira Hatanaka2017-04-211-30/+36
* Revert r300932 and r300930.Akira Hatanaka2017-04-211-36/+30
* [AArch64] Improve code generation for logical instructions takingAkira Hatanaka2017-04-211-30/+36
* Revert "[AArch64] Improve code generation for logical instructions taking"Akira Hatanaka2017-04-201-36/+30
* [AArch64] Improve code generation for logical instructions takingAkira Hatanaka2017-04-201-30/+36
* [APInt] Rename getSignBit to getSignMaskCraig Topper2017-04-201-8/+8
* [SelectionDAG] Fix another place that was passing a large value to APInt::lsh...Craig Topper2017-04-201-15/+17
* [SelectionDAG] Use getActiveBits() and countTrailingZeros() to avoid creating...Craig Topper2017-04-201-4/+3
* Recommit "[APInt] Add back the asserts that check that the APInt shift method...Craig Topper2017-04-201-2/+3
* [DAG] add splat vector support for 'xor' in SimplifyDemandedBitsSanjay Patel2017-04-191-1/+1
* [DAG] add splat vector support for 'and' in SimplifyDemandedBitsSanjay Patel2017-04-191-1/+1
OpenPOWER on IntegriCloud