| Commit message (Collapse) | Author | Age | Files | Lines |
| ... | |
| |
|
|
| |
llvm-svn: 102810
|
| |
|
|
| |
llvm-svn: 102661
|
| |
|
|
|
|
| |
entry block.
llvm-svn: 102653
|
| |
|
|
| |
llvm-svn: 102602
|
| |
|
|
| |
llvm-svn: 102590
|
| |
|
|
| |
llvm-svn: 102585
|
| |
|
|
|
|
| |
entry block.
llvm-svn: 102581
|
| |
|
|
| |
llvm-svn: 102573
|
| |
|
|
| |
llvm-svn: 102558
|
| |
|
|
|
|
| |
instructions for function arguments early and insert them after instruction selection is done.
llvm-svn: 102554
|
| |
|
|
| |
llvm-svn: 102463
|
| |
|
|
|
|
|
|
| |
of the dbg testsuite regressions. I don't think this is
really the right fix; this change exposed an existing problem
upstream somewhere.
llvm-svn: 102410
|
| |
|
|
| |
llvm-svn: 102380
|
| |
|
|
|
|
|
| |
produces a comment on targets that support it, but
the Dwarf writer is not hooked up yet.
llvm-svn: 102372
|
| |
|
|
|
|
| |
into SelectionDAGBuilder itself.
llvm-svn: 102128
|
| |
|
|
|
|
| |
and into SelectionDAGBuilder and FastISel.
llvm-svn: 102123
|
| |
|
|
|
|
|
|
|
| |
FunctionLoweringInfo, as it isn't SelectionDAG-specific. This isn't
completely natural, as PHI node state is not per-function but rather
per-basic-block, however there's currently no other convenient
per-basic-block state to group it with.
llvm-svn: 102109
|
| |
|
|
|
|
| |
SelectionDAG directory and into a new Analysis.cpp file.
llvm-svn: 101975
|
| |
|
|
|
|
|
|
| |
into SelectionDAGBuilder. This avoids a separate pass over the
instructions, and has the side effect of providing debug location
information to the copy.
llvm-svn: 101906
|
| |
|
|
|
|
| |
they end up doing nothing.
llvm-svn: 101904
|
| |
|
|
|
|
| |
SelectionDAGBuilder, where it doesn't have to be as complicated.
llvm-svn: 101848
|
| |
|
|
|
|
|
| |
need it, just pass around the parent block of the current instruction
explicitly.
llvm-svn: 101822
|
| |
|
|
|
|
| |
than just getting one through a TargetLowering.
llvm-svn: 101802
|
| |
|
|
|
|
| |
SelectionDAG-specific.
llvm-svn: 101801
|
| |
|
|
| |
llvm-svn: 101637
|
| |
|
|
|
|
|
|
|
|
|
|
|
| |
const_casts, and it reinforces the design of the Target classes being
immutable.
SelectionDAGISel::IsLegalToFold is now a static member function, because
PIC16 uses it in an unconventional way. There is more room for API
cleanup here.
And PIC16's AsmPrinter no longer uses TargetLowering.
llvm-svn: 101635
|
| |
|
|
|
|
|
| |
Probably the best way to know that all getOperand() calls have been handled
is to replace that API instead of updating.
llvm-svn: 101579
|
| |
|
|
| |
llvm-svn: 101480
|
| |
|
|
| |
llvm-svn: 101478
|
| |
|
|
|
|
|
|
|
|
|
|
|
| |
with a fix for self-hosting
rotate CallInst operands, i.e. move callee to the back
of the operand array
the motivation for this patch are laid out in my mail to llvm-commits:
more efficient access to operands and callee, faster callgraph-construction,
smaller compiler binary
llvm-svn: 101465
|
| |
|
|
| |
llvm-svn: 101434
|
| |
|
|
|
|
|
|
|
|
|
|
|
| |
with a fix
rotate CallInst operands, i.e. move callee to the back
of the operand array
the motivation for this patch are laid out in my mail to llvm-commits:
more efficient access to operands and callee, faster callgraph-construction,
smaller compiler binary
llvm-svn: 101397
|
| |
|
|
| |
llvm-svn: 101368
|
| |
|
|
|
|
|
|
|
|
| |
of the operand array
the motivation for this patch are laid out in my mail to llvm-commits:
more efficient access to operands and callee, faster callgraph-construction,
smaller compiler binary
llvm-svn: 101364
|
| |
|
|
| |
llvm-svn: 101342
|
| |
|
|
| |
llvm-svn: 101334
|
| |
|
|
| |
llvm-svn: 101276
|
| |
|
|
|
|
|
| |
SelectionDAGBuilder. FunctionLoweringInfo isn't an ideal place for
them to live, but it's better than SelectionDAGBuilder for now.
llvm-svn: 101267
|
| |
|
|
| |
llvm-svn: 101266
|
| |
|
|
| |
llvm-svn: 100824
|
| |
|
|
|
|
| |
readability.
llvm-svn: 100756
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
| |
so the user at least knows what inline asm is a problem. For example:
error: inline asm not supported yet: don't know how to handle tied indirect register inputs
pr8788-1.c:14:10: note: generated from here
asm ("\n" : "+r" (stack->regs)
^
Instead of:
fatal error: error in backend: Don't know how to handle tied indirect register inputs yet!
llvm-svn: 100731
|
| |
|
|
| |
llvm-svn: 100725
|
| |
|
|
| |
llvm-svn: 100709
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
1. Introduce some enums and accessors in the InlineAsm class
that eliminate a ton of magic numbers when handling inline
asm SDNode.
2. Add a new MDNodeSDNode selection dag node type that holds
a MDNode (shocking!)
3. Add a new argument to ISD::INLINEASM nodes that hold !srcloc
metadata, propagating it to the instruction emitter, which
drops it.
No functionality change.
llvm-svn: 100605
|
| |
|
|
| |
llvm-svn: 100419
|
| |
|
|
| |
llvm-svn: 100382
|
| |
|
|
|
|
|
| |
Added support for address spaces and added a isVolatile field to memcpy, memmove, and memset,
e.g., llvm.memcpy.i32(i8*, i8*, i32, i32) -> llvm.memcpy.p0i8.p0i8.i32(i8*, i8*, i32, i32, i1)
llvm-svn: 100304
|
| |
|
|
| |
llvm-svn: 100215
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
representation. This eliminates the 'DILocation' MDNodes for
file/line/col tuples from -O0 -g codegen.
This remove the old DebugLoc class, making it a typedef for DebugLoc,
I'll rename NewDebugLoc next.
I didn't update the JIT to use the new apis, so it will continue to
work, but be as slow as before. Someone should eventually do this
or, better yet, rip out the JIT debug info stuff and build the JIT
on top of MC.
llvm-svn: 100209
|