summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* [SelectionDAG] Add additional checks to CONCAT_VECTORS creationSimon Pilgrim2016-12-091-0/+10
* [SelectionDAG] Add partial BITCAST support to computeKnownBitsSimon Pilgrim2016-12-091-0/+44
* Revert "[SelectionDAG] Add knownbits support for EXTRACT_VECTOR_ELT opcodes"Daniel Jasper2016-12-091-36/+0
* [SelectionDAG] Add knownbits support for vector demandedelts in SMAX/SMIN/UMA...Simon Pilgrim2016-12-071-2/+4
* [SelectionDAG] Add knownbits support for EXTRACT_VECTOR_ELT opcodesSimon Pilgrim2016-12-071-0/+36
* [SelectionDAG] Removed old knownbits TODO comment. NFCI.Simon Pilgrim2016-12-071-3/+0
* [SelectionDAG] We can ignore knownbits from an undef shuffle vector index if ...Simon Pilgrim2016-12-061-3/+3
* Avoid repeated calls to Op.getOpcode(). NFCI.Simon Pilgrim2016-12-061-3/+4
* DAG: Fold out out of bounds insert_vector_eltMatt Arsenault2016-12-031-0/+7
* [DAGCombiner] Fix infinite loop in vector mul/shl combiningJohn Brawn2016-11-231-12/+9
* [SelectionDAG] ComputeNumSignBits of TRUNCATE operationsSimon Pilgrim2016-11-221-3/+7
* [SelectionDAG] Add ComputeNumSignBits support for CONCAT_VECTORS opcodeSimon Pilgrim2016-11-211-0/+7
* [SelectionDAG] Add knowbits support for CONCAT_VECTOR opcodeSimon Pilgrim2016-11-181-0/+18
* [SelectionDAG] Add support for vector demandedelts in BSWAP opcodesSimon Pilgrim2016-11-111-1/+2
* [SelectionDAG] Add support for vector demandedelts in UREM/SREM opcodesSimon Pilgrim2016-11-111-6/+10
* [SelectionDAG] Add support for vector demandedelts in UDIV opcodesSimon Pilgrim2016-11-111-2/+4
* [SelectionDAG] Add support for vector demandedelts in ADD/SUB opcodesSimon Pilgrim2016-11-101-3/+6
* [SelectionDAG] Add support for splatted vectors in SUB opcodeSimon Pilgrim2016-11-101-1/+1
* [SelectionDAG] Add support for vector demandedelts in TRUNCATE opcodesSimon Pilgrim2016-11-101-1/+2
* [SelectionDAG] Add support for vector demandedelts in MUL opcodesSimon Pilgrim2016-11-101-3/+5
* [SelectionDAG] Add support for vector demandedelts in SRA opcodesSimon Pilgrim2016-11-101-1/+2
* [SelectionDAG] Add support for vector demandedelts in SHL/SRL opcodesSimon Pilgrim2016-11-101-2/+4
* [SelectionDAG] Add support for vector demandedelts in XOR opcodesSimon Pilgrim2016-11-061-2/+4
* [SelectionDAG] Add support for vector demandedelts in OR opcodesSimon Pilgrim2016-11-061-2/+4
* Use !operator to test if APInt is zero/non-zero. NFCI.Simon Pilgrim2016-11-021-3/+3
* [DAGCombiner] (REAPPLIED) Add vector demanded elements support to computeKnow...Simon Pilgrim2016-10-291-13/+111
* [SelectionDAG] computeKnownBits - early-out if any BUILD_VECTOR element has n...Simon Pilgrim2016-10-281-0/+4
* [SelectionDAG] Tidyup UDIV computeKnownBits implementationSimon Pilgrim2016-10-281-2/+0
* [SelectionDAG] Increment computeKnownBits recursion depth for SMIN/SMAX/UMIN/...Simon Pilgrim2016-10-281-2/+2
* Revert "[DAGCombiner] Add vector demanded elements support to computeKnownBits"Juergen Ributzka2016-10-281-111/+13
* [DAGCombiner] Add vector demanded elements support to computeKnownBitsSimon Pilgrim2016-10-271-13/+111
* [SelectionDAG] Update ComputeNumSignBits SRA/SHL handlers to accept scalar or...Simon Pilgrim2016-10-241-6/+7
* Use SDValue::getConstantOperandVal() helper. NFCI.Simon Pilgrim2016-10-241-4/+2
* CodeGen: Do not add a global's address space to the folding set profile.Peter Collingbourne2016-10-241-2/+0
* [DAG] enhance computeKnownBits to handle SRL/SRA with vector splat constantSanjay Patel2016-10-231-43/+32
* [DAG] enhance computeKnownBits to handle SHL with vector splat constantSanjay Patel2016-10-211-10/+9
* [DAG] use isConstOrConstSplat in ComputeNumSignBits to optimize SRASanjay Patel2016-10-171-1/+1
* [DAG] make isConstOrConstSplat and isConstOrConstSplatFP more accessible; NFCSanjay Patel2016-10-171-0/+34
* [SDAG] Use ABI type alignment for constant pools when optimizing for sizeJames Molloy2016-10-171-1/+3
* [MachineMemOperand] Move synchronization scope and atomic orderings from SDNo...Konstantin Zhuravlyov2016-10-151-32/+15
* DAG: Setting Masked-Expand-Load as a variant of Masked-Load nodeElena Demikhovsky2016-10-091-6/+6
* Delete some dead code in SelectionDAG (NFC)Vedant Kumar2016-10-061-53/+0
* [DAG] Teach computeKnownBits and ComputeNumSignBits in SelectionDAG to look t...Bjorn Pettersson2016-10-051-0/+34
* [X86][avx512] Fix bug in masked compress store.Ayman Musa2016-09-261-3/+3
* [DAG] Fix incorrect alignment of ext load.Nirav Dave2016-09-221-1/+1
* [AVX-512] Don't lower CVTPD2PS intrinsics to ISD::FP_ROUND with an X86 roundi...Craig Topper2016-09-181-1/+2
* [X86][SSE] Improve recognition of uitofp conversions that can be performed as...Simon Pilgrim2016-09-181-4/+0
* getVectorElementType().getSizeInBits() -> getScalarSizeInBits() ; NFCISanjay Patel2016-09-141-3/+3
* getValueType().getSizeInBits() -> getValueSizeInBits() ; NFCISanjay Patel2016-09-141-11/+9
* getValueType().getScalarSizeInBits() -> getScalarValueSizeInBits() ; NFCISanjay Patel2016-09-141-7/+5
OpenPOWER on IntegriCloud