summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* [Modules] Remove potential ODR violations by sinking the DEBUG_TYPEChandler Carruth2014-04-221-1/+2
* Convert SelectionDAG::getVTList to use ArrayRefCraig Topper2014-04-161-1/+1
* [C++11] More 'nullptr' conversion. In some cases just using a boolean check i...Craig Topper2014-04-141-8/+8
* Put a limit on ScheduleDAGSDNodes::ClusterNeighboringLoads to avoid blowing u...Andrew Trick2014-04-071-1/+6
* [C++11] Replace llvm::next and llvm::prior with std::next and std::prev.Benjamin Kramer2014-03-021-2/+2
* [PATCH] Fix PR17168 (DAG scheduler inserts DBG_VALUE before PHI with fast-isel)Bill Schmidt2013-10-181-1/+4
* Add a function object to compare the first or second component of a std::pair.Benjamin Kramer2013-08-241-10/+1
* Use SmallVectorImpl& instead of SmallVector to avoid repeating small vector s...Craig Topper2013-07-141-10/+9
* Fix PR16143: Insert DEBUG_VALUE before terminator.Andrew Trick2013-05-261-1/+1
* Track IR ordering of SelectionDAG nodes 3/4.Andrew Trick2013-05-251-1/+1
* Change TargetLowering::getRepRegClassFor to take an MVT, instead ofPatrik Hagglund2012-12-131-1/+1
* Revert EVT->MVT changes, r169836-169851, due to buildbot failures.Patrik Hagglund2012-12-111-1/+1
* Change TargetLowering::getRepRegClassFor to take an MVT, instead ofPatrik Hagglund2012-12-111-1/+1
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-031-10/+10
* ScheduleDAG interface. Added OrderKind to distinguish nonregister dependencies.Andrew Trick2012-11-061-5/+6
* Add a really faster pre-RA scheduler (-pre-RA-sched=linearize). It doesn't useEvan Cheng2012-10-171-2/+1
* Release build: guard dump functions withManman Ren2012-09-111-2/+2
* Release build: guard dump functions with "ifndef NDEBUG"Manman Ren2012-09-061-0/+4
* Reapply 155668: Fix the SD scheduler to avoid gluing the same node twice.Andrew Trick2012-04-281-26/+58
* Temporarily revert r155668: Fix the SD scheduler to avoid gluing.Andrew Trick2012-04-271-4/+2
* Fix the SD scheduler to avoid gluing the same node twice.Andrew Trick2012-04-261-3/+5
* Insert the debugging instructions in one fell-swoop so that it doesn't call theBill Wendling2012-03-141-7/+8
* misched preparation: rename core scheduler methods for consistency.Andrew Trick2012-03-071-10/+10
* misched preparation: clarify ScheduleDAG and ScheduleDAGInstrs roles.Andrew Trick2012-03-071-7/+13
* misched preparation: modularize schedule emission.Andrew Trick2012-03-071-3/+43
* misched preparation: modularize schedule printing.Andrew Trick2012-03-071-0/+9
* misched preparation: modularize schedule verification.Andrew Trick2012-03-071-0/+15
* Cleanup in preparation for misched: Move DAG visualization logic.Andrew Trick2012-03-071-0/+5
* Rename TargetSubtarget to TargetSubtargetInfo for consistency.Evan Cheng2011-07-011-2/+2
* Sink SubtargetFeature and TargetInstrItineraries (renamed MCInstrItineraries)...Evan Cheng2011-06-291-0/+1
* - Rename TargetInstrDesc, TargetOperandInfo to MCInstrDesc and MCOperandInfo andEvan Cheng2011-06-281-7/+7
* pre-RA-sched: Cleanup register pressure tracking.Andrew Trick2011-06-271-9/+1
* The scheduler needs to be aware on the existence of untyped nodes when it per...Owen Anderson2011-06-241-1/+2
* Don't allocate empty read-only SmallVectors during SelectionDAG deallocation.Benjamin Kramer2011-06-181-1/+1
* Added -stress-sched flag in the Asserts build.Andrew Trick2011-06-151-1/+1
* Be careful about scheduling nodes above previous calls. It increase usages ofEvan Cheng2011-04-261-0/+19
* Fix a ton of comment typos found by codespell. Patch byChris Lattner2011-04-151-1/+1
* In the pre-RA scheduler, maintain cmp+br proximity.Andrew Trick2011-04-141-0/+8
* Recommit r129383. PreRA scheduler heuristic fixes: VRegCycle, TokenFactor lat...Andrew Trick2011-04-131-46/+14
* Revert 129383. It causes some targets to hit a scheduler assert.Andrew Trick2011-04-121-7/+46
* PreRA scheduler heuristic fixes: VRegCycle, TokenFactor latency.Andrew Trick2011-04-121-46/+7
* Added a check in the preRA scheduler for potential interference on aAndrew Trick2011-04-071-0/+46
* Improve pre-RA-sched register pressure tracking for duplicate operands.Andrew Trick2011-03-091-1/+5
* Fix some latent bugs if the nodes are unschedulable. We'd gotten awayEric Christopher2011-03-081-0/+4
* Fix for -sched-high-latency-cycles in sched=list-ilp mode.Andrew Trick2011-03-051-1/+3
* Increased the register pressure limit on x86_64 from 8 to 12Andrew Trick2011-03-051-1/+13
* Introducing a new method of tracking register pressure. We can'tAndrew Trick2011-02-041-1/+73
* whitespaceAndrew Trick2011-02-031-18/+18
* Reapply 124301Devang Patel2011-01-271-1/+5
* Revert 124301.Devang Patel2011-01-261-5/+1
OpenPOWER on IntegriCloud