| Commit message (Collapse) | Author | Age | Files | Lines |
... | |
|
|
|
| |
llvm-svn: 60707
|
|
|
|
|
|
| |
the main thing this covers is spills to distinct spill slots.
llvm-svn: 60517
|
|
|
|
| |
llvm-svn: 59968
|
|
|
|
| |
llvm-svn: 59837
|
|
|
|
| |
llvm-svn: 59836
|
|
|
|
| |
llvm-svn: 59787
|
|
|
|
| |
llvm-svn: 59777
|
|
|
|
|
|
|
|
| |
some of the latency computation logic out of the SDNode
ScheduleDAG code into a TargetInstrItineraries helper method
to help with this.
llvm-svn: 59761
|
|
|
|
|
|
|
|
|
|
| |
MachineInstr scheduling DAG, meaning they implicitly depend on all
preceding defs. This fixes Benchmarks/Shootout-C++/except and
Regression/C++/EH/simple_rethrow in
-relocation-model=pic -disable-post-RA-scheduler=false
mode.
llvm-svn: 59747
|
|
is currently off by default, and can be enabled with
-disable-post-RA-scheduler=false.
This doesn't have a significant impact on most code yet because it doesn't
yet do anything to address anti-dependencies and it doesn't attempt to
disambiguate memory references. Also, several popular targets
don't have pipeline descriptions yet.
The majority of the changes here are splitting the SelectionDAG-specific
code out of ScheduleDAG, so that ScheduleDAG can be moved to
libLLVMCodeGen.a. The interface between ScheduleDAG-using code and
the rest of the scheduling code is somewhat rough and will evolve.
llvm-svn: 59676
|