| Commit message (Collapse) | Author | Age | Files | Lines |
... | |
|
|
|
|
|
| |
for live ranges that fall into assigned registers' holes.
llvm-svn: 10566
|
|
|
|
|
|
| |
Add a statistic for # reloads
llvm-svn: 10518
|
|
|
|
|
|
|
| |
instruction pass. This also fixes all remaining bugs for this new
allocator to pass all tests under test/Programs.
llvm-svn: 10515
|
|
|
|
|
|
| |
are not reserved registers.
llvm-svn: 10514
|
|
|
|
| |
llvm-svn: 10511
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
a) remove opIsUse(), opIsDefOnly(), opIsDefAndUse()
b) add isUse(), isDef()
c) rename opHiBits32() to isHiBits32(),
opLoBits32() to isLoBits32(),
opHiBits64() to isHiBits64(),
opLoBits64() to isLoBits64().
This results to much more readable code, for example compare
"op.opIsDef() || op.opIsDefAndUse()" to "op.isDef()" a pattern used
very often in the code.
llvm-svn: 10461
|
|
|
|
|
|
| |
register too.
llvm-svn: 10450
|
|
|
|
| |
llvm-svn: 10448
|
|
|
|
| |
llvm-svn: 10447
|
|
|
|
|
|
| |
potential register assignment.
llvm-svn: 10291
|
|
|
|
| |
llvm-svn: 10288
|
|
|
|
|
|
|
|
| |
bug where spill instructions were added to the next basic block
instead of the end of the current one if the instruction that required
the spill was the last in the block.
llvm-svn: 10272
|
|
|
|
| |
llvm-svn: 10268
|
|
most tests under test/Programs/SingleSource/Benchmarks/Shootout so development will continue on trunk. The allocator is not enabled by default. You will need to pass -regallo=linearscan to lli or llc to use it.
llvm-svn: 10103
|