| Commit message (Collapse) | Author | Age | Files | Lines |
... | |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
of the register allocator as follows:
before after
mesa 2.3790 1.5994
vpr 2.6008 1.2078
gcc 1.9840 0.5273
mcf 0.2569 0.0470
eon 1.8468 1.4359
twolf 0.9475 0.2004
burg 1.6807 1.3300
lambda 1.2191 0.3764
Speedups range anyware from 30% to over 400% :-)
llvm-svn: 10712
|
|
|
|
| |
llvm-svn: 10711
|
|
|
|
| |
llvm-svn: 10710
|
|
|
|
| |
llvm-svn: 10695
|
|
|
|
|
|
|
|
| |
saved register it has a longer free range than ECX (which is defined
every time there is a fnuction call) which makes ECX a better register
to reserve.
llvm-svn: 10635
|
|
|
|
|
|
|
|
|
|
|
| |
which denotes the register we would like to be assigned to (virtual or
physical). In register allocation, if this hint exists and we can map
it to a physical register (it is either a physical register or it is a
virtual register that already got assigned to a physical one) we use
that register if it is available instead of a random one in the free
pool.
llvm-svn: 10634
|
|
|
|
| |
llvm-svn: 10604
|
|
|
|
|
|
| |
allocation in the presence of preallocated intervals.
llvm-svn: 10595
|
|
|
|
| |
llvm-svn: 10570
|
|
|
|
|
|
|
|
| |
nesting level when computing it. Right now the allocator uses:
w = sum_over_defs_uses( 10 ^ nesting level );
llvm-svn: 10569
|
|
|
|
|
|
| |
for live ranges that fall into assigned registers' holes.
llvm-svn: 10566
|
|
|
|
|
|
| |
Add a statistic for # reloads
llvm-svn: 10518
|
|
|
|
|
|
|
| |
instruction pass. This also fixes all remaining bugs for this new
allocator to pass all tests under test/Programs.
llvm-svn: 10515
|
|
|
|
|
|
| |
are not reserved registers.
llvm-svn: 10514
|
|
|
|
| |
llvm-svn: 10511
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
a) remove opIsUse(), opIsDefOnly(), opIsDefAndUse()
b) add isUse(), isDef()
c) rename opHiBits32() to isHiBits32(),
opLoBits32() to isLoBits32(),
opHiBits64() to isHiBits64(),
opLoBits64() to isLoBits64().
This results to much more readable code, for example compare
"op.opIsDef() || op.opIsDefAndUse()" to "op.isDef()" a pattern used
very often in the code.
llvm-svn: 10461
|
|
|
|
|
|
| |
register too.
llvm-svn: 10450
|
|
|
|
| |
llvm-svn: 10448
|
|
|
|
| |
llvm-svn: 10447
|
|
|
|
|
|
| |
potential register assignment.
llvm-svn: 10291
|
|
|
|
| |
llvm-svn: 10288
|
|
|
|
|
|
|
|
| |
bug where spill instructions were added to the next basic block
instead of the end of the current one if the instruction that required
the spill was the last in the block.
llvm-svn: 10272
|
|
|
|
| |
llvm-svn: 10268
|
|
most tests under test/Programs/SingleSource/Benchmarks/Shootout so development will continue on trunk. The allocator is not enabled by default. You will need to pass -regallo=linearscan to lli or llc to use it.
llvm-svn: 10103
|