summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/MIRParser
Commit message (Expand)AuthorAgeFilesLines
* MIR: Serialize CaleeSavedInfo Restored flagMatthias Braun2017-09-281-5/+7
* [CodeGen] Fix some Clang-tidy modernize-use-default-member-init and Include W...Eugene Zelenko2017-09-272-11/+17
* [MIParser] Ensure getHexUint doesn't produce APInts with a bitwidth of 0Jessica Paquette2017-09-011-2/+5
* Attempt to fix the BUILD_SHARED_LIBS build after the DIExpression changeReid Kleckner2017-08-231-1/+1
* Parse and print DIExpressions inline to ease IR and MIR testingReid Kleckner2017-08-233-5/+61
* [MIR] Print target-specific constant poolsDiana Picus2017-08-021-0/+4
* Add an ID field to StackObjectsMatt Arsenault2017-07-201-0/+3
* [MIR] Add support for printing and parsing target MMO flagsGeoff Berry2017-07-132-2/+41
* Enhance synchscope representationKonstantin Zhuravlyov2017-07-113-8/+50
* fix trivial typos, NFCHiroshi Inoue2017-06-271-3/+3
* [CodeGen] Fix some Clang-tidy modernize-use-using and Include What You Use wa...Eugene Zelenko2017-06-062-13/+47
* llc: Add ability to parse mir from stdinMatthias Braun2017-06-061-1/+1
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-061-1/+1
* CodeGen: Refactor MIR parsingMatthias Braun2017-06-061-57/+79
* MIR: remove explicit "noVRegs" property.Tim Northover2017-05-301-2/+0
* MIParser/MIRPrinter: Compute block successors if not explicitely specifiedMatthias Braun2017-05-051-7/+35
* MachineFrameInfo: Track whether MaxCallFrameSize is computed yet; NFCMatthias Braun2017-05-011-1/+2
* Revert "[APInt] Fix a few places that use APInt::getRawData to operate within...Renato Golin2017-04-231-1/+2
* [APInt] Fix a few places that use APInt::getRawData to operate within the nor...Craig Topper2017-04-231-2/+1
* MIR: Allow parsing of empty machine functionsJustin Bogner2017-04-111-3/+0
* [MIR] Support Customed Register Mask and CSRsOren Ben Simhon2017-03-192-20/+50
* ARM: avoid clobbering register in v6 jump-table expansion.Tim Northover2017-03-151-0/+2
* MIR: parse & print the atomic parts of a MachineMemOperand.Tim Northover2017-02-131-2/+40
* [MIRParser] Allow generic register specification on operand.Ahmed Bougacha2017-01-201-12/+16
* MIRParser: Allow regclass specification on operandMatthias Braun2017-01-183-8/+83
* [GlobalISel] More fix for the size vs. type typo. NFC.Quentin Colombet2016-12-221-3/+3
* [MIRParser] Fix a typo in comment and error message.Quentin Colombet2016-12-221-2/+2
* [MIRParser] Non-generic virtual register may have a type.Quentin Colombet2016-12-221-3/+0
* [MIRParser] Add parsing hex literals of arbitrary size as unsigned integersKrzysztof Parzyszek2016-12-161-13/+38
* Extract LaneBitmask into a separate typeKrzysztof Parzyszek2016-12-151-3/+6
* Move VariableDbgInfo from MachineModuleInfo to MachineFunctionMatthias Braun2016-11-301-1/+1
* Move FrameInstructions from MachineModuleInfo to MachineFunctionMatthias Braun2016-11-301-7/+5
* [MIRPrinter] Print raw branch probabilities as expected by MIRParserGeoff Berry2016-11-181-1/+2
* [CMake] NFC. Updating CMake dependency specificationsChris Bieneman2016-11-171-2/+3
* MIRParser: Add support for parsing vreg reg alloc hintsTom Stellard2016-11-153-2/+30
* Fix Clang-tidy readability-redundant-string-cstr warningsMalcolm Parsons2016-11-021-1/+1
* [MIRParser] Parse lane masks for register live-insKrzysztof Parzyszek2016-10-123-23/+63
* MIRParser: allow types on registers with a RegBank.Tim Northover2016-10-111-1/+2
* MIRParser: generic register operands with typesMatthias Braun2016-10-111-1/+1
* MIRParser: Rewrite register info initialization; mostly NFCMatthias Braun2016-10-113-101/+169
* [MIRParser] Delete dead code. NFCI.Davide Italiano2016-09-211-12/+0
* Don't create a SymbolTable in Function when the LLVMContext discards value na...Mehdi Amini2016-09-172-4/+4
* [MIR Parser] Fix Build!Mehdi Amini2016-09-171-1/+1
* MIR Parser: issue an error when the Context discard value names.Mehdi Amini2016-09-171-0/+8
* GlobalISel: remove "unsized" LLTTim Northover2016-09-151-5/+1
* GlobalISel: cache pointer sizes in LLTTim Northover2016-09-151-1/+3
* GlobalISel: disambiguate types when printing MIRTim Northover2016-09-122-8/+23
* [CodeGen] Split out the notions of MI invariance and MI dereferenceability.Justin Lebar2016-09-113-1/+6
* GlobalISel: move type information to MachineRegisterInfo.Tim Northover2016-09-092-28/+8
* [YAMLIO] Add the ability to map with context.Zachary Turner2016-09-081-1/+2
OpenPOWER on IntegriCloud