summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/MIRParser/MIParser.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* [MC] Move .cv_loc management logic out of MCContextReid Kleckner2016-08-261-0/+1
* GlobalISel: legalize integer comparisons on AArch64.Tim Northover2016-08-231-1/+1
* GlobalISel: support irtranslation of icmp instructions.Tim Northover2016-08-171-0/+62
* Replace "fallthrough" comments with LLVM_FALLTHROUGHJustin Bogner2016-08-171-1/+1
* CodeGen: add new "intrinsic" MachineOperand kind.Tim Northover2016-07-291-0/+34
* MachineFunction: Return reference for getFrameInfo(); NFCMatthias Braun2016-07-281-1/+1
* [MIRParser] Accept unsized generic instructions.Ahmed Bougacha2016-07-281-6/+2
* MIRParser: Use dot instead of colon to mark subregistersMatthias Braun2016-07-261-3/+3
* GlobalISel: omit braces on MachineInstr types when there's only one.Tim Northover2016-07-261-4/+10
* GlobalISel: allow multiple types on MachineInstrs.Tim Northover2016-07-221-7/+14
* GlobalISel: implement alloca instructionTim Northover2016-07-221-2/+8
* GlobalISel: implement low-level type with just size & vector lanes.Tim Northover2016-07-201-35/+42
* [GlobalISel] Mark newly-created gvregs as having a bank.Ahmed Bougacha2016-07-191-1/+5
* MIParser: reject subregister indexes on physregsMatthias Braun2016-07-161-0/+2
* [CodeGen] Take a MachineMemOperand::Flags in MachineFunction::getMachineMemOp...Justin Lebar2016-07-151-4/+4
* MIRParser: Move SlotMapping and SourceMgr refs to PFS; NFCMatthias Braun2016-07-131-52/+29
* MIRParser: Move MachineFunction reference into PFS; NFCMatthias Braun2016-07-131-33/+34
* [MIR] Check that generic virtual registers get a size.Quentin Colombet2016-06-081-4/+6
* MIR: Fix parsing of stack object references in MachineMemOperandsMatthias Braun2016-06-081-1/+10
* MIR: Support MachineMemOperands without associated valueMatthias Braun2016-06-041-7/+9
* MIRParser: Add %subreg.xxx syntax for subregister index operandsMatthias Braun2016-03-281-0/+14
* [MIR] Teach the parser how to parse complex types of generic machine instruct...Quentin Colombet2016-03-081-14/+29
* [MIR] Teach the mir parser about types on generic machine instructions.Quentin Colombet2016-03-081-0/+33
* [MIR] Teach the parser how to handle the size of generic virtual registers.Quentin Colombet2016-03-071-8/+36
* Replace uint16_t with the MCPhysReg typedef in many places. A lot of physical...Craig Topper2015-12-051-2/+2
* Replace all weight-based interfaces in MBB with probability-based interfaces,...Cong Hou2015-12-011-1/+2
* Revert r254348: "Replace all weight-based interfaces in MBB with probability-...Hans Wennborg2015-12-011-2/+1
* Replace all weight-based interfaces in MBB with probability-based interfaces,...Cong Hou2015-12-011-1/+2
* Fix PR 24724 - The implicit register verifier shouldn't assume certain operandAlex Lorenz2015-09-101-39/+16
* [WinEH] Add some support for code generating catchpadReid Kleckner2015-08-271-1/+1
* MIR Serialization: Serialize the pointer IR expression values in the machineAlex Lorenz2015-08-211-2/+11
* MIRParser: Split the 'parseIRConstant' method into two methods. NFC.Alex Lorenz2015-08-211-3/+12
* MIR Serialization: Print MCSymbol operands.Alex Lorenz2015-08-211-1/+1
* MIR Serialization: Use the global value syntax for global value memory operands.Alex Lorenz2015-08-201-4/+11
* MIR Serialization: Change syntax for the call entry pseudo source values.Alex Lorenz2015-08-201-13/+20
* MIR Serialization: Serialize unnamed local IR values in memory operands.Alex Lorenz2015-08-191-4/+45
* MIR Parser: parseIRValue should take in a constant pointer. NFC.Alex Lorenz2015-08-191-3/+3
* MIR Parser: Rename 'MachineOperandWithLocation' to 'ParsedMachineOperand'. NFC.Alex Lorenz2015-08-191-14/+13
* MIR Serialization: Serialize instruction's register ties.Alex Lorenz2015-08-191-14/+93
* MIR Serialization: Serialize defined registers that require 'def' register flag.Alex Lorenz2015-08-191-0/+4
* MIR Serialization: Serialize MMI's variable debug information.Alex Lorenz2015-08-191-0/+18
* MIR Parser: Return true on error when parsing standalone registers.Alex Lorenz2015-08-181-2/+2
* MIR Serialization: Serialize the operand's bit mask target flags.Alex Lorenz2015-08-181-4/+47
* MIR Serialization: Serialize the frame information's stack protector index.Alex Lorenz2015-08-181-0/+21
* MIR Parser: Extract the code that parses stack object references into a newAlex Lorenz2015-08-181-2/+11
* MIR Parser: Implicit register verifier should accept unexpected implicitAlex Lorenz2015-08-181-0/+13
* MIR Serialization: Serialize the memory operand's range metadata node.Alex Lorenz2015-08-171-4/+10
* MIR Serialization: Serialize the memory operand's noalias metadata node.Alex Lorenz2015-08-171-2/+7
* MIR Serialization: Serialize the memory operand's alias scope metadata node.Alex Lorenz2015-08-171-2/+6
* MIR Serialization: Serialize the memory operand's TBAA metadata node.Alex Lorenz2015-08-171-8/+20
OpenPOWER on IntegriCloud