summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/InstrSched
Commit message (Collapse)AuthorAgeFilesLines
* Include SparcV9RegInfo.h instead of TargetRegInfo.h. This serves as a bit ofBrian Gaeke2004-04-231-1/+1
| | | | | | | documentation that this module needs to be made independent of the register file description of the current target. llvm-svn: 13125
* MBB::remove should not modify the iterator passed inChris Lattner2004-03-311-1/+2
| | | | llvm-svn: 12572
* Eliminate the distinction between "real" and "unreal" instructionsChris Lattner2004-02-291-1/+1
| | | | llvm-svn: 11986
* Great sparc renaming fallout IV: Sparc --> SparcV9.Brian Gaeke2004-02-252-2/+2
| | | | llvm-svn: 11844
* FunctionLiveVarInfo.h moved: include/llvm/CodeGen -> lib/Target/Sparc/LiveVarBrian Gaeke2004-02-242-2/+2
| | | | llvm-svn: 11804
* Eliminate operator[] is deprecated warningsChris Lattner2004-02-181-16/+21
| | | | llvm-svn: 11578
* Fix deprecated operator[] warningsChris Lattner2004-02-181-15/+17
| | | | llvm-svn: 11577
* Remove getAllocatedRegNum(). Use getReg() instead.Alkis Evlogimenos2004-02-131-4/+4
| | | | llvm-svn: 11393
* Change MachineBasicBlock's vector of MachineInstr pointers into anAlkis Evlogimenos2004-02-122-23/+24
| | | | | | | | | ilist of MachineInstr objects. This allows constant time removal and insertion of MachineInstr instances from anywhere in each MachineBasicBlock. It also allows for constant time splicing of MachineInstrs into or out of MachineBasicBlocks. llvm-svn: 11340
* getOpCode() --> getOpcode().Brian Gaeke2004-02-124-53/+53
| | | | llvm-svn: 11339
* Move InstrSchedule's iterator begin/end methods inline.Brian Gaeke2004-02-091-28/+4
| | | | llvm-svn: 11239
* Make SchedGraph::dump() use SchedGraphNodeCommon's const_iteratorBrian Gaeke2004-02-091-25/+14
| | | | | | | | | instead of randomly groping about inside its outEdges array. Make SchedGraph::addDummyEdges() use getNumOutEdges() instead of outEdges.size(). Get rid of ifdefed-out code in SchedGraph::buildGraph(). llvm-svn: 11238
* Moved iterators around.Tanya Lattner2004-01-201-2/+0
| | | | llvm-svn: 10926
* Moved iterators to common file.Tanya Lattner2004-01-201-62/+0
| | | | llvm-svn: 10925
* Change interface of MachineOperand as follows:Alkis Evlogimenos2003-12-141-19/+16
| | | | | | | | | | | | | | | a) remove opIsUse(), opIsDefOnly(), opIsDefAndUse() b) add isUse(), isDef() c) rename opHiBits32() to isHiBits32(), opLoBits32() to isLoBits32(), opHiBits64() to isHiBits64(), opLoBits64() to isLoBits64(). This results to much more readable code, for example compare "op.opIsDef() || op.opIsDefAndUse()" to "op.isDef()" a pattern used very often in the code. llvm-svn: 10461
* Put all LLVM code into the llvm namespace, as per bug 109.Brian Gaeke2003-11-116-0/+23
| | | | llvm-svn: 9903
* Let's not forget about our friends -- Constant Pool indices.Misha Brukman2003-11-061-0/+1
| | | | llvm-svn: 9750
* Do not use a class before it is defined.Chris Lattner2003-11-051-6/+9
| | | | | | Be gcc 3.4 clean llvm-svn: 9727
* * Eliminate `using' directiveMisha Brukman2003-10-231-106/+88
| | | | | | * Make code layout more consistent llvm-svn: 9427
* Added LLVM copyright header.John Criswell2003-10-212-0/+14
| | | | llvm-svn: 9321
* Added LLVM copyright notice to Makefiles.John Criswell2003-10-201-0/+8
| | | | llvm-svn: 9312
* Added LLVM project notice to the top of every C++ source file.John Criswell2003-10-204-0/+28
| | | | | | Header files will be on the way. llvm-svn: 9298
* Regularize header file commentsChris Lattner2003-10-131-8/+6
| | | | llvm-svn: 9071
* Fixed spelling.Misha Brukman2003-09-171-2/+2
| | | | llvm-svn: 8588
* Add flag to control whether or not delay slots are filled duringVikram S. Adve2003-09-161-1/+7
| | | | | | instruction scheduling (this is off by default). llvm-svn: 8553
* Fixed two double free bugs that caused llc to segfault or run forever.John Criswell2003-08-281-5/+21
| | | | llvm-svn: 8191
* Moved index into BB to common graph class because its needed by ↵Tanya Lattner2003-08-282-4/+1
| | | | | | ModuloSchedGraph. llvm-svn: 8174
* Added/removed header fileTanya Lattner2003-08-271-1/+0
| | | | llvm-svn: 8160
* *** empty log message ***Tanya Lattner2003-08-273-416/+273
| | | | llvm-svn: 8153
* First version of SchedGraph common class and refactoring of SchedGraph.Tanya Lattner2003-08-255-481/+353
| | | | llvm-svn: 8148
* Remove uses of the NonCopyable class, to make the doxygen output look betterChris Lattner2003-08-151-9/+17
| | | | llvm-svn: 7880
* Factory methods for function passes now return type FunctionPass *.Brian Gaeke2003-08-141-1/+1
| | | | llvm-svn: 7839
* Be const correctChris Lattner2003-07-261-2/+2
| | | | llvm-svn: 7348
* Hrm, another necesary one :(Chris Lattner2003-07-261-0/+1
| | | | llvm-svn: 7347
* Remove extraneous #includesChris Lattner2003-07-261-1/+0
| | | | llvm-svn: 7341
* A def. operand of a machine instruction may be an ordinary Value*,Vikram S. Adve2003-07-021-13/+12
| | | | | | | | not just an Instruction*, at least in one unfortunate case: the first operand to the va_arg instruction. Modify ValueToDefVecMap to map from Value*, not Instruction*. llvm-svn: 7052
* Remove usage of noncopyable classes to clean up doxygen output.Chris Lattner2003-06-022-22/+25
| | | | | | | In particular these classes are the last that link the noncopyable classes with the hash_map, vector, and list classes. llvm-svn: 6552
* Add #includeChris Lattner2003-06-021-0/+1
| | | | llvm-svn: 6550
* Changes to allow explicit physical register arguments that have beenVikram S. Adve2003-05-312-42/+96
| | | | | | | | | | preallocated. While reg-to-reg dependences were already handled, this change required new code for adding edges to/from call instructions. This was part of the extensive changes to the way code generation occurs for function call arguments and return values. See log for CodeGen/PhyRegAlloc.cpp. llvm-svn: 6467
* (1) Added special register class containing (for now) %fsr.Vikram S. Adve2003-05-271-13/+14
| | | | | | | | | | | | | Fixed spilling of %fcc[0-3] which are part of %fsr. (2) Moved some machine-independent reg-class code to class TargetRegInfo from SparcReg{Class,}Info. (3) Renamed MachienOperand::opIsDef to MachineOperand::opIsDefOnly() and related functions and flags. Fixed several bugs where only "isDef" was being checked, not "isDefAndUse". llvm-svn: 6341
* Cleaned up code layout. No functional changes.Misha Brukman2003-05-222-678/+622
| | | | llvm-svn: 6304
* Kill `using' directives.Misha Brukman2003-05-222-51/+47
| | | | llvm-svn: 6301
* Rename llvm/Analysis/LiveVar/FunctionLiveVarInfo.h -> ↵Chris Lattner2003-01-142-3/+3
| | | | | | llvm/CodeGen/FunctionLiveVarInfo.h llvm-svn: 5284
* Rename MachineInstrInfo -> TargetInstrInfoChris Lattner2003-01-142-12/+12
| | | | llvm-svn: 5272
* More renamings of Target/Machine*Info to Target/Target*InfoChris Lattner2002-12-293-4/+4
| | | | llvm-svn: 5204
* Move function to cpp file from headerChris Lattner2002-11-022-5/+7
| | | | llvm-svn: 4510
* New iostream definitionsChris Lattner2002-11-011-0/+1
| | | | llvm-svn: 4482
* Remove usage of MachineBasicBlock::getChris Lattner2002-10-284-186/+96
| | | | llvm-svn: 4341
* Make Scheduling Class variables be 'unsigned' instead of 'int'Chris Lattner2002-10-281-3/+3
| | | | llvm-svn: 4333
* Rename the redundant MachineOperand::getOperandType() to ↵Chris Lattner2002-10-281-21/+20
| | | | | | MachineOperand::getType() llvm-svn: 4331
OpenPOWER on IntegriCloud