| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
|
| |
Avoid using the same register for two def operands or and earlyclobber
def and use operand. This fixes PR8986 and improves on the prior fix
for rdar://problem/8959122.
llvm-svn: 125089
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
<rdar://problem/8959122> illegal register operands for UMULL instruction in cfrac nightly test
I'm stil working on a unit test, but the case is:
rx = movcc rx, r3
r2 = ldr
r2, r3 = umull r2, r2
The anti-dep breaker should not convert this into an illegal instruction:
r2, r2 = umull
llvm-svn: 124932
|
|
|
|
|
|
|
| |
breaker needs to check all definitions of the antidepenent register to
avoid multiple defs of the same new register.
llvm-svn: 118032
|
|
|
|
|
|
|
|
|
|
|
| |
scheduling change in svn 115121. The CriticalAntiDepBreaker had bad
liveness information. It was calculating the KillIndices for one scheduling
region in a basic block, rescheduling that region so the KillIndices were
no longer valid, and then using those wrong KillIndices to make decisions
for the next scheduling region. I've not been able to reduce a small
testcase for this. Radar 8502534.
llvm-svn: 115400
|
|
|
|
| |
llvm-svn: 113653
|
|
|
|
| |
llvm-svn: 112832
|
|
|
|
| |
llvm-svn: 109468
|
|
|
|
|
|
| |
make sure to allocate enough space in the std::vector.
llvm-svn: 108449
|
|
|
|
| |
llvm-svn: 108419
|
|
|
|
|
|
| |
get *very* large, but we only need it to be the size of thenumber of pregs.
llvm-svn: 108411
|
|
|
|
|
|
| |
(conservatively) aware of predicated instructions. This enables ARM to move if-conversion before post-ra scheduler.
llvm-svn: 106091
|
|
|
|
|
|
| |
for debug information.
llvm-svn: 105324
|
|
|
|
| |
llvm-svn: 105300
|
|
|
|
| |
llvm-svn: 103807
|
|
|
|
|
|
| |
and End arguments by-value rather than by-reference.
llvm-svn: 101830
|
|
|
|
| |
llvm-svn: 97765
|
|
|
|
|
|
| |
multiple register definitions.
llvm-svn: 92864
|
|
|
|
| |
llvm-svn: 92837
|
|
|
|
| |
llvm-svn: 92490
|
|
|
|
|
|
| |
the target.
llvm-svn: 90970
|
|
|
|
|
|
| |
additional, speculative scheduling pass as its cost did not translate into significant performance improvement. Minor tweaks.
llvm-svn: 89471
|
|
|
|
|
|
| |
registers that should be renamed.
llvm-svn: 85939
|
|
llvm-svn: 85127
|