summaryrefslogtreecommitdiffstats
path: root/llvm/docs
Commit message (Collapse)AuthorAgeFilesLines
* Add basic zlib support to LLVM. This would allow to use ↵Alexey Samsonov2013-04-232-0/+8
| | | | | | compression/uncompression in selected LLVM tools. llvm-svn: 180083
* Document the -filetype option of llc (PR #12902)Eli Bendersky2013-04-221-0/+8
| | | | llvm-svn: 180031
* Clarify that llvm.used can contain aliases.Rafael Espindola2013-04-221-10/+10
| | | | | | | Also add a check for llvm.used in the verifier and simplify clients now that they can assume they have a ConstantArray. llvm-svn: 180019
* Add CodeGen support for functions that always return arguments via a new ↵Stephen Lin2013-04-201-1/+11
| | | | | | parameter attribute 'returned', which is taken advantage of in target-independent tail call opportunity detection and in ARM call lowering (when placed on an integral first parameter). llvm-svn: 179925
* Fix grammar in LLVMBuild.rstEli Bendersky2013-04-181-2/+2
| | | | llvm-svn: 179768
* Fixes to LangRef.rst: incorrect attributes syntax and misplaced 'nobuiltin'Eli Bendersky2013-04-181-7/+8
| | | | | | Patch by Stephen Lin llvm-svn: 179763
* More consistent formatting and tidying-upEli Bendersky2013-04-171-4/+4
| | | | llvm-svn: 179716
* Make formatting more consistent and tidy-up.Eli Bendersky2013-04-171-11/+11
| | | | llvm-svn: 179689
* Fix a grammar mistake, and add a line about the two phases that the BB/SLP ↵Nadav Rotem2013-04-151-3/+5
| | | | | | vectorizers have (top-down and bottom-up). llvm-svn: 179566
* Fix the internal link.Nadav Rotem2013-04-151-3/+3
| | | | llvm-svn: 179565
* Update the release notes about the vectorizers.Nadav Rotem2013-04-151-0/+9
| | | | llvm-svn: 179564
* Grammar and punctuation fixes.John Criswell2013-04-151-6/+6
| | | | | | No content changes. llvm-svn: 179540
* Enable all targets by default on Visual Studio.Tim Northover2013-04-151-2/+2
| | | | llvm-svn: 179518
* Document our desire to enable the loop vectorizer on -Os in future releases.Nadav Rotem2013-04-151-0/+1
| | | | llvm-svn: 179511
* Docs: merge the description of the BB and SLP vectorizers and document the ↵Nadav Rotem2013-04-151-25/+23
| | | | | | -fslp-vectorize-aggressive flag. llvm-svn: 179510
* fix include path in doc Extending LLVMJia Liu2013-04-151-1/+1
| | | | llvm-svn: 179503
* Document the SLP infrastructure.Nadav Rotem2013-04-141-0/+30
| | | | llvm-svn: 179480
* Teach llvm-readobj to print ELF program headersNico Rieck2013-04-121-0/+4
| | | | llvm-svn: 179363
* Add -expand-relocs to llvm-readobjNico Rieck2013-04-121-0/+5
| | | | | | | | | | | | | | This option expands shown relocations from single line to a dictionary format: Relocation { Offset: 0x4 Type: R_386_32 (1) Symbol: sym Info: 0x0 } llvm-svn: 179359
* Add man page for llvm-readobjNico Rieck2013-04-112-0/+78
| | | | llvm-svn: 179244
* MC: Support COFF image-relative MCSymbolRefsNico Rieck2013-04-102-0/+43
| | | | | | | | | | | | | | | | Add support for the COFF relocation types IMAGE_REL_I386_DIR32NB and IMAGE_REL_AMD64_ADDR32NB for 32- and 64-bit respectively. These are similar to normal 4-byte relocations except that they do not include the base address of the image. Image-relative relocations are used for debug information (32-bit) and SEH unwind tables (64-bit). A new MCSymbolRef variant called 'VK_COFF_IMGREL32' is introduced to specify such relocations. For AT&T assembly, this variant can be accessed using the symbol suffix '@imgrel'. llvm-svn: 179240
* Remove the confusing sentence.Nadav Rotem2013-04-091-2/+0
| | | | llvm-svn: 179085
* Update the docs about the fact that the loop vectorizer is enabled by ↵Nadav Rotem2013-04-081-9/+4
| | | | | | default for -O3. llvm-svn: 179060
* Add ACLE link to ARM documentation sectionsTim Northover2013-04-081-0/+4
| | | | llvm-svn: 179006
* Missing wordEli Bendersky2013-04-041-2/+2
| | | | llvm-svn: 178774
* Fix a typo.Jakub Staszak2013-04-021-1/+1
| | | | llvm-svn: 178567
* Add start of user documentation for NVPTXJustin Holewinski2013-03-303-0/+287
| | | | | | | | Summary: This is the beginning of user documentation for the NVPTX back-end. I want to ensure I am integrating this properly into the rest of the LLVM documentation. Differential Revision: http://llvm-reviews.chandlerc.com/D600 llvm-svn: 178428
* [docs] llvmbugs is not the place for patches.Sean Silva2013-03-301-5/+6
| | | | llvm-svn: 178426
* [docs] Annotate mailing lists with their "name".Sean Silva2013-03-301-5/+5
| | | | | | | | Nobody says "the developer's list" or "commits archive"; they always say "llvmdev" or "llvm-commits". It makes sense for our documentation to at least make that association explicitly. llvm-svn: 178425
* [docs] Reorganize mailing lists.Sean Silva2013-03-301-13/+13
| | | | | | Order them roughly by "which one should a newbie join first". llvm-svn: 178424
* [docs] Pull IRC and Mailing Lists under a new "Community" heading.Sean Silva2013-03-301-21/+29
| | | | llvm-svn: 178423
* [docs] The GEP FAQ is not "design and overview"Sean Silva2013-03-301-5/+5
| | | | llvm-svn: 178422
* [docs] Put DeveloperPolicy under "Development Process Documentation"Sean Silva2013-03-301-4/+4
| | | | llvm-svn: 178421
* [docs] The STL "binary search" has a non-obvious name.Sean Silva2013-03-291-1/+3
| | | | | | | | | | | | | std::lower_bound is the canonical "binary search" in the STL (std::binary_search generally is not what you want). The name actually makes a lot of sense (and also has a beautiful symmetry with the std::upper_bound algorithm). The name is nonetheless non-obvious. Also, remove mention of "radix search". It's not even clear how that would work in the context of a sorted vector. AFAIK "radix search" only makes sense when you have a trie-like data structure. llvm-svn: 178376
* Correct spelling of Git.Thomas Schwinge2013-03-282-6/+6
| | | | llvm-svn: 178254
* Added documentation to LangRef for the intrinsic llvm.ptr.annotation.* which ↵Michael Gottesman2013-03-261-0/+40
| | | | | | for some reason was never written. llvm-svn: 177950
* Documentation: Replace dead link for binfmt_miscDmitri Gribenko2013-03-251-1/+1
| | | | | | Patch by Thomas Schwinge. llvm-svn: 177876
* Mention the new TableGen pattern format in the release notes.Jakob Stoklund Olesen2013-03-251-0/+6
| | | | | | Make threats about removing the old syntax. llvm-svn: 177848
* Allow TableGen DAG arguments to be just a name.Jakob Stoklund Olesen2013-03-241-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | DAG arguments can optionally be named: (dag node, node:$name) With this change, the node is also optional: (dag node, node:$name, $name) The missing node is treated as an UnsetInit, so the above is equivalent to: (dag node, node:$name, ?:$name) This syntax is useful in output patterns where we currently require the types of variables to be repeated: def : Pat<(subc i32:$b, i32:$c), (SUBCCrr i32:$b, i32:$c)>; This is preferable: def : Pat<(subc i32:$b, i32:$c), (SUBCCrr $b, $c)>; llvm-svn: 177843
* GettingStarted: Add Git clone instructions for compiler-rt and test-suiteTobias Grosser2013-03-241-1/+18
| | | | | Contributed-by: Thomas Schwinge <thomas@codesourcery.com> llvm-svn: 177841
* Give Sparc instruction patterns direct types instead of register classes.Jakob Stoklund Olesen2013-03-241-7/+7
| | | | | | | Also update the documentation since Sparc is the nicest backend, and used as an example in WritingAnLLVMBackend. llvm-svn: 177835
* [docs] Slight reword for precision.Sean Silva2013-03-221-1/+1
| | | | | | | | The new wording cannot be construed as suggesting the use of SmallVectorImpl<T> as e.g. a class member (just because the class happens to be in an interface). llvm-svn: 177778
* [docs] Document usage of SmallVectorImpl in interfaces.Sean Silva2013-03-221-0/+27
| | | | llvm-svn: 177775
* fix small doc typoEli Bendersky2013-03-221-1/+1
| | | | llvm-svn: 177737
* Formatting fixups.Eric Christopher2013-03-191-14/+14
| | | | llvm-svn: 177458
* Extend TableGen instruction selection matcher to improve handlingUlrich Weigand2013-03-191-0/+18
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | of complex instruction operands (e.g. address modes). Currently, if a Pat pattern creates an instruction that has a complex operand (i.e. one that consists of multiple sub-operands at the MI level), this operand must match a ComplexPattern DAG pattern with the correct number of output operands. This commit extends TableGen to alternatively allow match a complex operands against multiple separate operands at the DAG level. This allows using Pat patterns to match pre-increment nodes like pre_store (which must have separate operands at the DAG level) onto an instruction pattern that uses a multi-operand memory operand, like the following example on PowerPC (will be committed as a follow-on patch): def STWU : DForm_1<37, (outs ptr_rc:$ea_res), (ins GPRC:$rS, memri:$dst), "stwu $rS, $dst", LdStStoreUpd, []>, RegConstraint<"$dst.reg = $ea_res">, NoEncode<"$ea_res">; def : Pat<(pre_store GPRC:$rS, ptr_rc:$ptrreg, iaddroff:$ptroff), (STWU GPRC:$rS, iaddroff:$ptroff, ptr_rc:$ptrreg)>; Here, the pair of "ptroff" and "ptrreg" operands is matched onto the complex operand "dst" of class "memri" in the "STWU" instruction. Approved by Jakob Stoklund Olesen. llvm-svn: 177428
* Update documentation of llvm-link to reflect recent cleanups.Eli Bendersky2013-03-191-22/+4
| | | | llvm-svn: 177411
* [docs] Remove incorrect information about lit.Sean Silva2013-03-191-10/+1
| | | | | | Lit does support redirects in the 2>&1 style. llvm-svn: 177403
* Make the fields in the diagram match the descriptive text above them.Eric Christopher2013-03-181-3/+3
| | | | llvm-svn: 177314
* ReleaseNotes: Tweak hexagonv2/hexagonv3 removal note.Matthew Curtis2013-03-181-1/+3
| | | | llvm-svn: 177284
OpenPOWER on IntegriCloud