summaryrefslogtreecommitdiffstats
path: root/llvm/docs/CompilerWriterInfo.rst
Commit message (Collapse)AuthorAgeFilesLines
* Fix broken links to the Itanium CXX ABIVlad Tsyrklevich2017-09-121-1/+1
| | | | llvm-svn: 312985
* Add documentation for various aspects of the AMDGPU backend.Tony Tye2017-06-061-10/+1
| | | | | | Differential Revision: https://reviews.llvm.org/D33736 llvm-svn: 304831
* [docs] fix link to AMD manuals (PR30946)Sanjay Patel2016-11-081-1/+1
| | | | llvm-svn: 286249
* [RISCV] Add stub backendAlex Bradbury2016-11-011-0/+4
| | | | | | | | | | | | | | This contains just enough for lib/Target/RISCV to compile. Notably a basic RISCVTargetMachine and RISCVTargetInfo. At this point you can attempt llc -march=riscv32 myinput.ll and will find it fails due to the lack of MCAsmInfo. See http://lists.llvm.org/pipermail/llvm-dev/2016-August/103748.html for further discussion Differential Revision: https://reviews.llvm.org/D23560 llvm-svn: 285712
* AMDGPU: Improve documentation.Nikolay Haustov2016-09-201-0/+2
| | | | | | | | | | | | | | | | | Summary: Add links to ISA manuals and ABI. Add text about assembler syntax. Add info about instructions operands. Add instruction examples for each encoding. Update directives section, add missing .amdgpu_hsa_kernel. Reviewers: tstellarAMD, SamWot, vpykhtin Subscribers: kzhuravl, wdng, nhaehnle, yaxunl, tony-tye, artem.tamazov, llvm-commits Differential Revision: https://reviews.llvm.org/D24724 llvm-svn: 281962
* Fix link quotes on AArch64's CompilerWriterInfo section.Jacques Pienaar2016-08-181-2/+2
| | | | | | | | | | Reviewers: t.p.northover Subscribers: t.p.northover, aemerson, rengolin Differential Revision: https://reviews.llvm.org/D23697 llvm-svn: 279169
* [lanai] Add ISA document to CompilerWritersInfoJacques Pienaar2016-08-181-0/+6
| | | | | | | | | | | | Summary: Add Lanai ISA document to CompilerWritersInfo. Reviewers: eliben Subscribers: aemerson, llvm-commits Differential Revision: https://reviews.llvm.org/D23693 llvm-svn: 279149
* [mips] Update the link to the MIPS documentation in CompilerWriterInfo.rst.Daniel Sanders2016-07-271-1/+1
| | | | llvm-svn: 276850
* Add link to the Hexagon documentationKrzysztof Parzyszek2016-07-261-0/+5
| | | | llvm-svn: 276788
* Update psabi link for x86-64. Add link to linux gabi supplement.James Y Knight2016-04-121-12/+2
| | | | llvm-svn: 266137
* ARM: improve documentation slightly.Tim Northover2016-02-091-13/+6
| | | | | | | | It seems the ARMv8 instruction set overview is no longer provided by ARM, so I've removed it. Since most of the other documents were the same I unified the two sections. llvm-svn: 260329
* ARM/AArch64: update reference documentation.Tim Northover2015-12-041-2/+4
| | | | | | There's a more comprehensive ACLE and a real v8 ARM ARM now. llvm-svn: 254720
* R600 -> AMDGPU renameTom Stellard2015-06-131-2/+2
| | | | llvm-svn: 239657
* [docs] Add link to the MIPS 64-bit ELF object file specificationSimon Atanasyan2015-01-251-0/+2
| | | | llvm-svn: 227050
* Update documentation with link to Sea Islands documentationMatt Arsenault2014-10-061-0/+1
| | | | llvm-svn: 219134
* Fix some doc and comment typosAlp Toker2014-04-091-1/+1
| | | | llvm-svn: 205899
* [docs] Add links to XMOS XCore documentation.Richard Osborne2014-03-141-0/+6
| | | | | | | | | | Summary: Add links to XCore ISA and ABI documents. CC: llvm-commits, rafael Differential Revision: http://llvm-reviews.chandlerc.com/D2981 llvm-svn: 203936
* Update the links to the SPARC information.Rafael Espindola2013-12-191-2/+3
| | | | llvm-svn: 197719
* [docs] Add link to 32-bit ARM ELF supplement.Sean Silva2013-11-041-0/+1
| | | | llvm-svn: 194011
* [mips] Fix a broken link to mips.com in the documentation.Daniel Sanders2013-09-301-1/+1
| | | | | | It now points to the equivalent page on imgtec.com llvm-svn: 191658
* R600: Add ISA documents to the CompilerWriterInfo pageTom Stellard2013-07-121-0/+11
| | | | llvm-svn: 186176
* Add a Subtarget feature 'v8fp' to the ARM backend.Joey Gouly2013-06-271-0/+2
| | | | llvm-svn: 185073
* [docs] Add link to Microsoft PE/COFF Spec.Rui Ueyama2013-06-071-0/+5
| | | | llvm-svn: 183562
* [docs] Add link to C++ ABI document.Sean Silva2013-06-051-0/+1
| | | | llvm-svn: 183342
* [docs] Add link to SysV ABI document.Sean Silva2013-06-051-0/+2
| | | | llvm-svn: 183341
* Add links to the System z architecture manual and ABIRichard Sandiford2013-05-311-0/+6
| | | | llvm-svn: 182990
* Revert r181009.Amara Emerson2013-05-031-3/+1
| | | | llvm-svn: 181079
* Add support for reading ARM ELF build attributes.Amara Emerson2013-05-031-1/+3
| | | | | | | | | | | Build attribute sections can now be read if they exist via ELFObjectFile, and the llvm-readobj tool has been extended with an option to dump this information if requested. Regression tests are also included which exercise these features. Also update the docs with a fixed ARM ABI link and a new link to the Addenda which provides the build attributes specification. llvm-svn: 181009
* Add ACLE link to ARM documentation sectionsTim Northover2013-04-081-0/+4
| | | | llvm-svn: 179006
* Add start of user documentation for NVPTXJustin Holewinski2013-03-301-0/+6
| | | | | | | | Summary: This is the beginning of user documentation for the NVPTX back-end. I want to ensure I am integrating this properly into the rest of the LLVM documentation. Differential Revision: http://llvm-reviews.chandlerc.com/D600 llvm-svn: 178428
* [docs] Remove explicit authorship.Sean Silva2013-03-111-2/+0
| | | | | | | In the spirit of r172109. Version control keeps a far more detailed record of authorship anyways. llvm-svn: 176807
* Restore the resurrected doc link previously deletedBill Schmidt2013-02-111-0/+2
| | | | llvm-svn: 174884
* Remove a dead PowerPC doc linkBill Schmidt2013-02-111-2/+0
| | | | llvm-svn: 174881
* More modifications to PowerPC doc linksBill Schmidt2013-02-081-9/+5
| | | | llvm-svn: 174742
* Update PowerPC links in CompilerWriterInfo.rstHal Finkel2013-02-081-7/+7
| | | | | | | | | | This updates the current references to links that work for me. In the future, we should update the list of references itself to provide information on newer architecture variants. Thanks to Sean Silva for pointing out that the current links were broken! llvm-svn: 174739
* Add AArch64 as an experimental target.Tim Northover2013-01-311-0/+7
| | | | | | | | | | | | | | | | | | | | | | | | | | This patch adds support for AArch64 (ARM's 64-bit architecture) to LLVM in the "experimental" category. Currently, it won't be built unless requested explicitly. This initial commit should have support for: + Assembly of all scalar (i.e. non-NEON, non-Crypto) instructions (except the late addition CRC instructions). + CodeGen features required for C++03 and C99. + Compilation for the "small" memory model: code+static data < 4GB. + Absolute and position-independent code. + GNU-style (i.e. "__thread") TLS. + Debugging information. The principal omission, currently, is performance tuning. This patch excludes the NEON support also reviewed due to an outbreak of batshit insanity in our legal department. That will be committed soon bringing the changes to precisely what has been approved. Further reviews would be gratefully received. llvm-svn: 174054
* docs: Fix long standing linking antipattern.Sean Silva2013-01-111-2/+0
| | | | | | | | | Before we learned about :doc:, we used :ref: and put a dummy link at the top of each page. Don't do that anymore. This fixes PR14891 as a special case. llvm-svn: 172162
* Documentation: CompilerWriterInfo.rst: update link to Intel documentationDmitri Gribenko2012-12-131-1/+1
| | | | | | | | Replaces old Pentium 4 documentation link with generic current documentation link. Patch by Kevin Schoedel. llvm-svn: 170144
* Update link to external documentJean-Daniel Dupas2012-11-121-1/+1
| | | | llvm-svn: 167781
* Sphinxify the compiler writer info documentation.Bill Wendling2012-10-071-0/+118
llvm-svn: 165369
OpenPOWER on IntegriCloud