summaryrefslogtreecommitdiffstats
path: root/clang/test/Preprocessor/x86_target_features.c
Commit message (Collapse)AuthorAgeFilesLines
* Clean up a couple more preprocessor tests to use match-full-lines.James Y Knight2016-04-011-46/+46
| | | | llvm-svn: 265187
* [X86] Disabling avx512f should also disable avx512vbmi and avx512ifma. ↵Craig Topper2016-02-291-0/+30
| | | | | | Enabling avx512vbmi or avx512ifma should enable avx512f. Add command line switches and header defines for avx512ifma and avx512vbmi. llvm-svn: 262201
* [X86] Add command line switches for xsave/xsaveopt/xsavec/xsaves. Macro ↵Craig Topper2015-10-151-0/+23
| | | | | | defines for the same. And add the flags to correct CPU names. llvm-svn: 250368
* Make the msse4/mno-sse4 flags aliases of the maximum sse valuesEric Christopher2015-03-251-0/+4
| | | | | | | | | | | | | they enable/disable. This fixes two things: a) sse4 isn't actually a target feature, don't treat it as one. b) we weren't correctly disabling sse4.1 when we'd pass -mno-sse4 after enabling it, thus passing preprocessor directives and (soon) passing the function attribute as well when we shouldn't. llvm-svn: 233223
* [x86] Enable broadwell target in clang.Robert Khasanov2014-09-191-0/+8
| | | | | | Added -madx option llvm-svn: 218116
* [SKX] Enabling SKX target (Skylake server chip) Robert Khasanov2014-07-301-0/+45
| | | | | | | | | a) add SKX support to Clang driver; b) add tests for SKX target and AVX512BW, AVX512DQ, AVX512VL features into clang driver tests Patch by Zinovy Nis <zinovy.y.nis@intel.com> llvm-svn: 214306
* Fix broken RUN linesNico Rieck2014-02-161-5/+5
| | | | llvm-svn: 201475
* Enabling 3DNow! prefetch instruction support for a few AMD processors in theYunzhong Gao2013-10-161-0/+21
| | | | | | | | | | clang front end. This change will allow the __PRFCHW__ macro to be set on these processors and hence include prfchwintrin.h in x86intrin.h header. Support for the intrinsic itself seems to have already been added in r178041. Differential Revision: http://llvm-reviews.chandlerc.com/D1934 llvm-svn: 192829
* Add support for -mcx16, and predefine __GCC_HAVE_SYNC_COMPARE_AND_SWAP_16 whenNick Lewycky2013-10-051-0/+4
| | | | | | it is enabled. Also enable it on the same architectures that GCC does. llvm-svn: 192045
* Adding -mtbm and -mno-tbm command line options to the clang front end for theYunzhong Gao2013-09-241-1/+9
| | | | | | | | | x86 TBM instruction set. Also adding a __TBM__ macro if the TBM feature is enabled. Otherwise there should be no functionality change to existing features. Phabricator code review is located here: http://llvm-reviews.chandlerc.com/D1693 llvm-svn: 191326
* Add C intrinsics for Intel SHA ExtensionsBen Langmuir2013-09-191-0/+17
| | | | | | | | | Intrinsics added shaintrin.h, which is included from x86intrin.h if __SHA__ is enabled. SHA implies SSE2, which is needed for the __m128i type. Also add the -msha/-mno-sha option. llvm-svn: 190999
* Disabling sse2 should disable aes and pclmul support.Craig Topper2013-09-191-0/+24
| | | | llvm-svn: 190977
* Make F16C feature imply AVX. Matches GCC behavior.Craig Topper2013-09-161-0/+10
| | | | llvm-svn: 190776
* Fix a bug where -msse followed by -mno-sse would leave MMX enabled.Craig Topper2013-09-111-0/+12
| | | | llvm-svn: 190496
* Separate popcnt and sse4.2 feature control somewhat to match gcc behavior.Craig Topper2013-09-101-0/+12
| | | | | | | Enabling sse4.2 will implicitly enable popcnt unless popcnt is explicitly disabled. Disabling sse4.2 will not disable popcnt if popcnt is explicitly enabled. llvm-svn: 190387
* Add test cases for avx512 feature flags. Fix typo in avx512pf options.Craig Topper2013-08-221-1/+74
| | | | llvm-svn: 188984
* Don't disable SSE4A when disabling AVX.Rafael Espindola2013-08-211-0/+13
| | | | | | Thanks for Craig Topper for noticing it. llvm-svn: 188902
* Centralize the logic for handling -m* options and fix pr16943.Rafael Espindola2013-08-201-0/+12
| | | | | | | | | This moves the logic for handling -mfoo -mno-foo from the driver to -cc1. It also changes -cc1 to apply the options in order, fixing pr16943. The handling of -mno-mmx -msse is now an explicit special case. llvm-svn: 188817
* Convert test to FileCheck.Rafael Espindola2013-07-041-27/+27
| | | | llvm-svn: 185645
* rename -ccc-host-triple into -targetSebastian Pop2012-01-201-5/+3
| | | | llvm-svn: 148582
* Revert r148138; it's causing test failures.Eli Friedman2012-01-131-3/+5
| | | | llvm-svn: 148141
* rename -ccc-host-triple into -targetSebastian Pop2012-01-131-5/+3
| | | | llvm-svn: 148138
* Update tests to use %clang instead of 'clang', and forcibly disable use of 'Daniel Dunbar2009-12-151-3/+3
| | | | | | | clang ' or ' clang -cc1 ' or ' clang-cc ' in test lines (by substituting them to garbage). llvm-svn: 91460
* Remove RUN: true lines.Daniel Dunbar2009-11-081-1/+0
| | | | llvm-svn: 86432
* Eliminate &&s in tests.Daniel Dunbar2009-11-081-27/+27
| | | | | | - 'for i in $(find . -type f); do sed -e 's#\(RUN:.*[^ ]\) *&& *$#\1#g' $i | FileUpdate $i; done', for the curious. llvm-svn: 86430
* Handle -march for the LLVM recognized cpu names.Daniel Dunbar2009-05-061-0/+10
| | | | | | | - x86 target feature handling should not be feature complete, even if the code quality is lacking. llvm-svn: 71123
* More x86 target feature support.Daniel Dunbar2009-05-061-0/+25
- Apologies for the extremely gross code duplication, I want to get this working and then decide how to get this information out of the back end. - This replaces -m[no-]sse4[12] by -m[no-]sse4, it appears gcc doesn't distinguish them? - -msse, etc. now properly disable/enable related features. - Don't always define __SSE3__... - The main missing functionality bit here is that we don't initialize the features based on the CPU for all -march options. llvm-svn: 71117
OpenPOWER on IntegriCloud