| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
|
|
|
| |
significant work left to be done to reduce the false-positive rate here.
llvm-svn: 86326
|
| |
|
|
| |
llvm-svn: 86325
|
| |
|
|
|
|
| |
values can be lowered to registers. Coming soon, code to perform sret-demotion if return values cannot be lowered to registers
llvm-svn: 86324
|
| |
|
|
|
|
| |
Still a work in progress...
llvm-svn: 86323
|
| |
|
|
|
|
|
|
|
|
| |
A non-identity copy cannot be coalesced when the phi join destination register
is live at the copy site.
Also verify the condition that the PHI join source register is only used in
the PHI join. Otherwise the coalescing is invalid.
llvm-svn: 86322
|
| |
|
|
|
|
|
| |
86289, 86278, 86270, 86267, 86266 & 86264
Chris, please take a look.
llvm-svn: 86321
|
| |
|
|
| |
llvm-svn: 86320
|
| |
|
|
|
|
|
|
|
| |
was wrong and too aggressive in the sense that DPSoRegFrm includes both constant
shifts (with Inst{4} = 0) and register controlled shifts (with Inst{4} = 1 and
Inst{7} = 0). The 'rr' fragment of the multiclass definitions actually means
register/register with no shift, see A8-11.
llvm-svn: 86319
|
| |
|
|
| |
llvm-svn: 86318
|
| |
|
|
|
|
|
|
| |
bitcast
- fix ProcessInternalGlobal() debug output
llvm-svn: 86317
|
| |
|
|
| |
llvm-svn: 86316
|
| |
|
|
| |
llvm-svn: 86315
|
| |
|
|
| |
llvm-svn: 86314
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Here is the original commit message:
This commit updates malloc optimizations to operate on malloc calls that have constant int size arguments.
Update CreateMalloc so that its callers specify the size to allocate:
MallocInst-autoupgrade users use non-TargetData-computed allocation sizes.
Optimization uses use TargetData to compute the allocation size.
Now that malloc calls can have constant sizes, update isArrayMallocHelper() to use TargetData to determine the size of the malloced type and the size of malloced arrays.
Extend getMallocType() to support malloc calls that have non-bitcast uses.
Update OptimizeGlobalAddressOfMalloc() to optimize malloc calls that have non-bitcast uses. The bitcast use of a malloc call has to be treated specially here because the uses of the bitcast need to be replaced and the bitcast needs to be erased (just like the malloc call) for OptimizeGlobalAddressOfMalloc() to work correctly.
Update PerformHeapAllocSRoA() to optimize malloc calls that have non-bitcast uses. The bitcast use of the malloc is not handled specially here because ReplaceUsesOfMallocWithGlobal replaces through the bitcast use.
Update OptimizeOnceStoredGlobal() to not care about the malloc calls' bitcast use.
Update all globalopt malloc tests to not rely on autoupgraded-MallocInsts, but instead use explicit malloc calls with correct allocation sizes.
llvm-svn: 86311
|
| |
|
|
| |
llvm-svn: 86310
|
| |
|
|
|
|
| |
picks up AT_MIPS_linkage_name and ignores AT_name.
llvm-svn: 86308
|
| |
|
|
|
|
|
|
| |
instead of all assignment operators. The mistake messes up IRGen because
it ends up assuming that the assignment operator is actually the implicit
copy assignment operator, and therefore tries to emit the RHS as an lvalue.
llvm-svn: 86307
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
| |
- Introduce more code-completion string "chunk" kinds that describe
symbols, the actual text that the user is expected to type, etc.
- Make the generation of macro results optional, since it can be
slow
- Make code-completion accessible through the C API, marshalling the
code-completion results through a temporary file (ick) to maintain
process separation.
The last doesn't have tests yet.
llvm-svn: 86306
|
| |
|
|
|
|
|
| |
of going through the global TheJIT variable. This makes it easier to use
features of JITEmitter that aren't in JITCodeEmitter for fixing PR5201.
llvm-svn: 86305
|
| |
|
|
|
|
|
|
|
|
|
|
| |
load of a GV from constantpool and then add pc. It allows the code sequence to
be rematerializable so it would be hoisted by machine licm.
- Add a late pass to break these pseudo instructions into a number of real
instructions. Also move the code in Thumb2 IT pass that breaks up t2MOVi32imm
to this pass. This is done before post regalloc scheduling to allow the
scheduler to proper schedule these instructions. It also allow them to be
if-converted and shrunk by later passes.
llvm-svn: 86304
|
| |
|
|
| |
llvm-svn: 86303
|
| |
|
|
|
|
|
|
|
| |
will not accept negative values for these. LLVM's default operand printing
sign extends values, so that valid unsigned values appear as negative
immediates. Print all VMOV immediate operands as hex values to resolve this.
Radar 7372576.
llvm-svn: 86301
|
| |
|
|
|
|
| |
adjustments of zero.
llvm-svn: 86300
|
| |
|
|
|
|
| |
set only once even if it has multiple edges to BB.
llvm-svn: 86299
|
| |
|
|
| |
llvm-svn: 86298
|
| |
|
|
|
|
|
|
|
|
| |
specification of 'assign' (no warning to be issued),
when a continuation class makes a 'readonly' attribute
'readwrite' but also specifies the 'assign' attribute.
(this matches gcc's behavior and prevents exessive
warnings)/
llvm-svn: 86297
|
| |
|
|
| |
llvm-svn: 86295
|
| |
|
|
|
|
| |
ARMFunctionInfo::createConstPoolEntryUId() instead.
llvm-svn: 86294
|
| |
|
|
| |
llvm-svn: 86293
|
| |
|
|
|
|
| |
to GRExprEngineInternalChecks.cpp.
llvm-svn: 86292
|
| |
|
|
|
|
| |
(radar 7370882).
llvm-svn: 86291
|
| |
|
|
|
|
| |
with correct calling convention
llvm-svn: 86290
|
| |
|
|
| |
llvm-svn: 86289
|
| |
|
|
| |
llvm-svn: 86288
|
| |
|
|
| |
llvm-svn: 86287
|
| |
|
|
| |
llvm-svn: 86286
|
| |
|
|
|
|
| |
misc-ps-region.store.m (removing an extra unneeded test file). Also add a bunch of FIXME comments for future enhancements.
llvm-svn: 86282
|
| |
|
|
| |
llvm-svn: 86281
|
| |
|
|
| |
llvm-svn: 86278
|
| |
|
|
|
|
| |
specializations.
llvm-svn: 86277
|
| |
|
|
|
|
| |
using elipsis conversion).
llvm-svn: 86276
|
| |
|
|
|
|
| |
CGDebugInfo::CreateTypeNode.
llvm-svn: 86274
|
| |
|
|
| |
llvm-svn: 86273
|
| |
|
|
| |
llvm-svn: 86270
|
| |
|
|
| |
llvm-svn: 86269
|
| |
|
|
|
|
| |
to be fixed eventually...
llvm-svn: 86268
|
| |
|
|
| |
llvm-svn: 86267
|
| |
|
|
| |
llvm-svn: 86266
|
| |
|
|
|
|
| |
a typo pointed out by Fariborz.
llvm-svn: 86265
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
predicates. This allows us to jump thread things like:
_ZN12StringSwitchI5ColorE4CaseILj7EEERS1_RAT__KcRKS0_.exit119:
%tmp1.i24166 = phi i8 [ 1, %bb5.i117 ], [ %tmp1.i24165, %_Z....exit ], [ %tmp1.i24165, %bb4.i114 ]
%toBoolnot.i87 = icmp eq i8 %tmp1.i24166, 0 ; <i1> [#uses=1]
%tmp4.i90 = icmp eq i32 %tmp2.i, 6 ; <i1> [#uses=1]
%or.cond173 = and i1 %toBoolnot.i87, %tmp4.i90 ; <i1> [#uses=1]
br i1 %or.cond173, label %bb4.i96, label %_ZN12...
Where it is "obvious" that when coming from %bb5.i117 that the 'and' is always
false. This triggers a surprisingly high number of times in the testsuite,
and gets us closer to generating good code for doug's strswitch testcase.
This also make a bunch of other code in jump threading redundant, I'll rip
out in the next patch. This survived an enable-checking llvm-gcc bootstrap.
llvm-svn: 86264
|