summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* [SchedModel] Remove instregex entries that don't match any instructionsSimon Pilgrim2018-03-251-2/+11
* [X86][SkylakeClient] Fix missing commaSimon Pilgrim2018-03-251-1/+1
* [ARM] Remove sched model instregex entries that don't match any instructions ...Simon Pilgrim2018-03-253-41/+39
* [X86] Add missing full stop to comment. NFCI.Simon Pilgrim2018-03-251-1/+1
* [InstSimplify, InstCombine] add/update tests with FP +0.0 vector with undef; NFCSanjay Patel2018-03-258-364/+423
* [X86][SkylakeClient] Fix a set of regular expressions that were checking for ...Craig Topper2018-03-251-18/+18
* [X86][MMX] MOVQ2DQ/MOVDQ2Q are better described as WriteVecMove than WriteMoveSimon Pilgrim2018-03-251-1/+1
* [X86][SkylakeServer] Merge multiple instregex. NFCISimon Pilgrim2018-03-251-7/+7
* [X86] Update cost model for Goldmont. Add fsqrt costs for SilvermontCraig Topper2018-03-254-23/+278
* [InstCombine] adjust test comments; NFCSanjay Patel2018-03-251-9/+6
* [InstCombine] consolidate casted icmp vector testsSanjay Patel2018-03-251-660/+43
* [InstCombine] peek through more icmp of FP cast + bitcastSanjay Patel2018-03-252-139/+59
* Remove reference to stale (2009) python version.Yaron Keren2018-03-251-1/+1
* [X86] Add the ability to override memory folding latency to schedules and add...Simon Pilgrim2018-03-256-29/+35
* avoid new/delete ellision in construct.pass.cppEric Fiselier2018-03-251-0/+4
* [X86] Consistently prefix all defs in X86ScheduleSLM.td with 'SLM'.Craig Topper2018-03-251-79/+79
* [X86] Update a partially stale comment, since SVN r328386. NFC.Martin Storsjo2018-03-241-1/+1
* [SchedModel] Remove an unneeded temporary vector.Craig Topper2018-03-241-3/+2
* [SchedModel] Use std::move in a couple places to reduce copyingCraig Topper2018-03-241-2/+3
* [SchedModel] Use std::move to replace a vector instead of vector::swapCraig Topper2018-03-241-1/+1
* Fix module.modulemap after r328395Eric Fiselier2018-03-241-6/+0
* [SchedModel] Remove std::vectors that were created with 1 element and then pa...Craig Topper2018-03-241-8/+5
* [SchedModel] Record::getName() returns StringRef - avoid std::string creation...Simon Pilgrim2018-03-241-2/+2
* [SchedModel] Avoid std::string creation for instregex patterns that don't con...Simon Pilgrim2018-03-241-2/+3
* [X86][SkylakeClient] Merge xmm/ymm instructions instregex entries to reduce r...Simon Pilgrim2018-03-241-1095/+478
* [X86][Broadwell] Merge xmm/ymm instructions instregex entries to reduce regex...Simon Pilgrim2018-03-241-1119/+489
* [RISCV] Use init_array instead of ctors for RISCV target, by defaultMandeep Singh Grang2018-03-245-1/+77
* [X86][Haswell] Merge xmm/ymm instructions instregex entries to reduce regex m...Simon Pilgrim2018-03-241-318/+119
* [X86][SandyBridge] Merge xmm/ymm instructions instregex entries to reduce reg...Simon Pilgrim2018-03-241-158/+79
* [Hexagon] Change std::sort to llvm::sort in response to r327219Mandeep Singh Grang2018-03-247-9/+9
* [AMDGPU] Change std::sort to llvm::sort in response to r327219Mandeep Singh Grang2018-03-241-1/+1
* [llvm-mca] run clang-format on all files.Andrea Di Biagio2018-03-2419-30/+17
* [llvm-mca] Remove unused field in InstrBuilder. NFCAndrea Di Biagio2018-03-241-1/+0
* [InstCombine] peek through FP casts for sign-bit compares (PR36682)Sanjay Patel2018-03-243-107/+36
* [InstCombine] fix formatting; NFCSanjay Patel2018-03-241-37/+30
* [X86][AES] Ensure we're testing both non-VEX/VEX variants of AES instructions...Simon Pilgrim2018-03-241-7/+321
* [X86][SSE] Ensure we're testing both non-VEX/VEX variants of SSE instructions...Simon Pilgrim2018-03-246-112/+12529
* [InstCombine] add multi-use/vector tests for intrinsic shrinking; NFCSanjay Patel2018-03-241-29/+155
* [X86][AVX1] Ensure we don't use later instruction sets in AVX1 schedule testsSimon Pilgrim2018-03-241-9/+9
* [X86][AVX2] Ensure we don't use later instruction sets in AVX2 schedule testsSimon Pilgrim2018-03-241-9/+13
* [ELF] - Do not ignore discarding of .rela.plt/.rela.dyn, allow doing custom l...George Rimar2018-03-243-2/+31
* [clang-tidy] Enable Python 3 support for add_new_check.pyJonathan Coe2018-03-241-16/+18
* [sanitizer] Fix Darwin buildVitaly Buka2018-03-242-3/+7
* [X86] Add a new disassembler opcode map for 3DNow. Stop treating 3DNow as an ...Craig Topper2018-03-246-65/+37
* Mmap interceptor providing mprotect supportVitaly Buka2018-03-247-33/+77
* [sanitizer] Fix strlcpy and strlcat interceptors on DarwinVitaly Buka2018-03-241-3/+3
* [X86] Use unique_ptr to simplify memory management. NFCCraig Topper2018-03-244-20/+14
* [X86] Use X86_INSTR_MRM_MAPPING macro instead of listing all MRM_C0-MRM_FF fo...Craig Topper2018-03-241-24/+5
* [X86] Remove an unnecessary switch around two other switches. NFCCraig Topper2018-03-241-69/+54
* [X86] Merge the Has3DNow0F0FOpcode TSFlag into the OpMap encoding. NFCCraig Topper2018-03-246-44/+42
OpenPOWER on IntegriCloud