summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Add LOAD NEGATIVE instructionAnton Korobeynikov2009-07-161-1/+9
| | | | llvm-svn: 76032
* LOAD COMPLEMENT instruction is not really two-addrAnton Korobeynikov2009-07-161-4/+5
| | | | llvm-svn: 76031
* Add multiple add/sub instructionsAnton Korobeynikov2009-07-161-0/+40
| | | | llvm-svn: 76030
* Handle FP callee-saved regsAnton Korobeynikov2009-07-163-51/+102
| | | | llvm-svn: 76029
* Proper FP extloadsAnton Korobeynikov2009-07-162-7/+9
| | | | llvm-svn: 76028
* Add proper PWS impdef'sAnton Korobeynikov2009-07-162-21/+51
| | | | llvm-svn: 76027
* Propagate FP select_cc to dag insertersAnton Korobeynikov2009-07-162-2/+19
| | | | llvm-svn: 76026
* Implement fp_to_sintAnton Korobeynikov2009-07-161-1/+14
| | | | llvm-svn: 76025
* Implement FP regs spills / restoresAnton Korobeynikov2009-07-161-0/+14
| | | | llvm-svn: 76024
* Add fabsAnton Korobeynikov2009-07-161-0/+9
| | | | llvm-svn: 76023
* Add fnegAnton Korobeynikov2009-07-161-0/+8
| | | | llvm-svn: 76022
* We don't have native sine / cosine instructionsAnton Korobeynikov2009-07-161-0/+5
| | | | llvm-svn: 76021
* More sint_to_fp stuffAnton Korobeynikov2009-07-161-0/+7
| | | | llvm-svn: 76020
* Add bunch of FP instructionsAnton Korobeynikov2009-07-163-0/+163
| | | | llvm-svn: 76019
* We don't have any FP extloadsAnton Korobeynikov2009-07-161-0/+7
| | | | llvm-svn: 76018
* Implement all comparisonsAnton Korobeynikov2009-07-164-25/+96
| | | | llvm-svn: 76017
* Add constpool lowering / printingAnton Korobeynikov2009-07-164-2/+35
| | | | llvm-svn: 76016
* Allow FP arguments pass / returnAnton Korobeynikov2009-07-162-21/+39
| | | | llvm-svn: 76015
* Register FP regclassesAnton Korobeynikov2009-07-161-0/+6
| | | | llvm-svn: 76014
* Add FP regsAnton Korobeynikov2009-07-162-20/+89
| | | | llvm-svn: 76013
* Fix fallout from prev. patchAnton Korobeynikov2009-07-161-4/+4
| | | | llvm-svn: 76012
* Provide consistent subreg idx scheme. This (hopefully) fixes remaining ↵Anton Korobeynikov2009-07-164-35/+42
| | | | | | divide problems llvm-svn: 76011
* Use divide single for 32 bit signed dividesAnton Korobeynikov2009-07-162-14/+28
| | | | llvm-svn: 76010
* Add missed operands typesAnton Korobeynikov2009-07-161-0/+6
| | | | llvm-svn: 76009
* Missed part of prev. patchAnton Korobeynikov2009-07-161-1/+3
| | | | llvm-svn: 76008
* Another attempt to fix prologue emissionAnton Korobeynikov2009-07-162-10/+14
| | | | llvm-svn: 76007
* Implement 'large' PIC modelAnton Korobeynikov2009-07-1610-9/+190
| | | | llvm-svn: 76006
* Implement shifts properly (hopefilly - finally!)Anton Korobeynikov2009-07-164-21/+34
| | | | llvm-svn: 76005
* Remove redundand register moveAnton Korobeynikov2009-07-162-21/+15
| | | | llvm-svn: 76004
* Properly handle divides. As a bonus - implement memory versions of them.Anton Korobeynikov2009-07-166-66/+313
| | | | llvm-svn: 76003
* Fix epic fail: full-width muls are not commutable. This unbreaks bunch of ↵Anton Korobeynikov2009-07-161-2/+1
| | | | | | stuff from SingleSource/Benchmarks/Stanford llvm-svn: 76002
* 32 bit rotate is not twoaddr instructionAnton Korobeynikov2009-07-161-2/+1
| | | | llvm-svn: 76001
* 32 bit shifts have only 12 bit displacementsAnton Korobeynikov2009-07-164-5/+42
| | | | llvm-svn: 76000
* Add proper register aliasesAnton Korobeynikov2009-07-162-20/+24
| | | | llvm-svn: 75999
* Properly generate stack frameAnton Korobeynikov2009-07-161-5/+5
| | | | llvm-svn: 75998
* Unbreak indirect branchesAnton Korobeynikov2009-07-161-1/+1
| | | | llvm-svn: 75997
* UnbreakAnton Korobeynikov2009-07-161-24/+1
| | | | llvm-svn: 75996
* Do not forget to save R15 when we allocate stack frameAnton Korobeynikov2009-07-161-1/+2
| | | | llvm-svn: 75995
* All calls clobbers R14Anton Korobeynikov2009-07-161-3/+3
| | | | llvm-svn: 75994
* Unbreak calls to vararg functionsAnton Korobeynikov2009-07-161-3/+1
| | | | llvm-svn: 75993
* Stupid typoAnton Korobeynikov2009-07-161-1/+1
| | | | llvm-svn: 75992
* TyposAnton Korobeynikov2009-07-161-2/+2
| | | | llvm-svn: 75991
* Consolidate reg-imm / reg-reg-imm address mode selection logic in one place.Anton Korobeynikov2009-07-165-170/+156
| | | | llvm-svn: 75990
* Fix fallout from 12-bit stuff landing: decide whether 20 bit displacements ↵Anton Korobeynikov2009-07-164-5/+56
| | | | | | are needed during elimination of frame indexes. llvm-svn: 75989
* Add support for 12 bit displacementsAnton Korobeynikov2009-07-166-112/+353
| | | | llvm-svn: 75988
* We already have reserved call frame regardless whether variable sized frame ↵Anton Korobeynikov2009-07-162-16/+1
| | | | | | objects were present or not llvm-svn: 75987
* Emit proper lowering of load from arg stack slotAnton Korobeynikov2009-07-162-10/+25
| | | | llvm-svn: 75986
* Implement dynamic allocasAnton Korobeynikov2009-07-163-1/+22
| | | | llvm-svn: 75985
* Add jump tablesAnton Korobeynikov2009-07-165-11/+69
| | | | llvm-svn: 75984
* Exapnd br_jt into indirect branch. Provide pattern for indirect branches.Anton Korobeynikov2009-07-162-0/+7
| | | | llvm-svn: 75983
OpenPOWER on IntegriCloud