summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* [tests] Another attempt to workaround broken misched-copy.s test on some ↵Daniel Dunbar2013-08-162-1/+9
| | | | | | buildbots. llvm-svn: 188567
* Switching to using a helper function instead of manually converting the ↵Aaron Ballman2013-08-161-24/+1
| | | | | | string to UTF-8. llvm-svn: 188566
* Removing unused functionality.Aaron Ballman2013-08-163-28/+0
| | | | llvm-svn: 188565
* FileCheck: Fix stray quote in CHECK-LABEL error message.Stephen Lin2013-08-161-1/+1
| | | | llvm-svn: 188564
* InstCombine: Use isAllOnesValue() instead of explicit -1.Jim Grosbach2013-08-161-1/+1
| | | | llvm-svn: 188563
* clang-format utils/TableGen/TableGen.cpp.Rafael Espindola2013-08-161-82/+76
| | | | | | | I have a patch that edits the file. Running clang-format first makes the patch a lot easier to review. llvm-svn: 188562
* Refactor ArgumentAdaptativeMatcher matchers to remove the template from ↵Samuel Benzaquen2013-08-166-177/+165
| | | | | | | | | | | | | | | | their declaration. Summary: Refactor ArgumentAdaptativeMatcher matchers to remove the template from their declaration. This facilitates dynamic registration. Change the registry code to use the regular overload resolution mechanism for adaptative matchers. Reviewers: klimek CC: cfe-commits, revane Differential Revision: http://llvm-reviews.chandlerc.com/D1402 llvm-svn: 188560
* R600/SI: Add pattern for xor of i1Michel Danzer2013-08-162-1/+20
| | | | | | | Fixes two recent piglit regressions with radeonsi. Reviewed-by: Tom Stellard <thomas.stellard@amd.com> llvm-svn: 188559
* R600/SI: Fix broken encoding of DS_WRITE_B32Michel Danzer2013-08-166-11/+25
| | | | | | | | | | | | | | The logic in SIInsertWaits::getHwCounts() only really made sense for SMRD instructions, and trying to shoehorn it into handling DS_WRITE_B32 caused it to corrupt the encoding of that by clobbering the first operand with the second one. Undo that damage and only apply the SMRD logic to that. Fixes some derivates related piglit regressions with radeonsi. Reviewed-by: Tom Stellard <thomas.stellard@amd.com> llvm-svn: 188558
* Reverted test commit (r188556)Daniel Sanders2013-08-161-1/+0
| | | | llvm-svn: 188557
* Test commit. Just a blank lineDaniel Sanders2013-08-161-0/+1
| | | | llvm-svn: 188556
* R600: Allocate memoperand in the MachienFunction so it doesn't leak.Benjamin Kramer2013-08-161-3/+4
| | | | llvm-svn: 188555
* Updating function comments; no functional changes intended.Aaron Ballman2013-08-161-5/+12
| | | | llvm-svn: 188554
* Passing false instead of 0; no functional change intended.Aaron Ballman2013-08-161-1/+1
| | | | llvm-svn: 188553
* Passing false instead of 0; no functional change intended.Aaron Ballman2013-08-161-1/+1
| | | | llvm-svn: 188552
* When initializing the PIC global base register on ARM/ELF add pc to fix the ↵Benjamin Kramer2013-08-162-0/+8
| | | | | | | | | | address. This unbreaks PIC with fast isel on ELF targets (PR16717). The output matches what GCC and SDag do for PIC but may not cover all of the many flavors of PIC that exist. llvm-svn: 188551
* Tweak Replacement comparisonsEdwin Vane2013-08-162-22/+21
| | | | | | | | * Introduce operator< to replace Replacement::Less * Make operator== and operator< on Replacements non-member functions * Change order of comparisons in operator< to do string comparisons last llvm-svn: 188550
* Add support for Thumb2 literal loads with negative zero offsetMihai Popa2013-08-163-4/+16
| | | | | | | | Thumb2 literal loads use an offset encoding which allows for negative zero. This fixes parsing and encoding so that #-0 is correctly processed. The parser represents #-0 as INT32_MIN. llvm-svn: 188549
* Fix Thumb2 aliasing complementary instructions taking modified immediatesMihai Popa2013-08-163-6/+14
| | | | | | | | | | | | | | | | | | | | | There are many Thumb instructions which take 12-bit immediates encoded in a special 8-byte value + 4-byte rotator form. Not all numbers are represented, and it's legal to transform an assembly instruction to be able to encode the immediate. For example: AND and BIC are complementary instructions; one can switch the AND to a BIC as long as the immediate is complemented. The intent is to switch one instruction into its complementary one when the immediate cannot be encoded in the form requested in the original assembly and when the complementary immediate is encodable. The patch addresses two issues: 1. definition of t2SOImmNot immediate - it has to check that the orignal value is not encoded naturally 2. t2AND and t2BIC instruction aliases which should use the Thumb2 SOImm operand rather than the ARM one. llvm-svn: 188548
* [SystemZ] Use SRST to implement strlen and strnlenRichard Sandiford2013-08-1614-1/+236
| | | | | | It would also make sense to use it for memchr; I'm working on that now. llvm-svn: 188547
* [SystemZ] Use MVST to implement strcpy and stpcpyRichard Sandiford2013-08-1613-1/+157
| | | | llvm-svn: 188546
* [ASan/RTL] Disable colored reporting on WindowsTimur Iskhodzhanov2013-08-162-0/+7
| | | | llvm-svn: 188545
* [SystemZ] Use CLST to implement strcmpRichard Sandiford2013-08-1615-11/+347
| | | | llvm-svn: 188544
* Split UnwrappedLineFormatter into individual components.Daniel Jasper2013-08-164-901/+1004
| | | | | | | | | Goals: Structure code better and make components easier to use for future features (e.g. column layout for long braced initializers). No functional changes intended. llvm-svn: 188543
* tsan: better report formatting for GoDmitry Vyukov2013-08-163-14/+32
| | | | | | | Say that gorotuine 1 is main goroutine. Remove excessive new line. llvm-svn: 188542
* [ASan/RTL] Disable alloc_dealloc_mismatch by default on WindowsTimur Iskhodzhanov2013-08-161-3/+3
| | | | llvm-svn: 188541
* [SystemZ] Fix handling of 64-bit memcmp resultsRichard Sandiford2013-08-165-20/+174
| | | | | | | | | | | | | Generalize r188163 to cope with return types other than MVT::i32, just as the existing visitMemCmpCall code did. I've split this out into a subroutine so that it can be used for other upcoming patches. I also noticed that I'd used the wrong API to record the out chain. It's a load that uses DAG.getRoot() rather than getRoot(), so the out chain should go on PendingLoads. I don't have a testcase for that because we don't do any interesting scheduling on z yet. llvm-svn: 188540
* Revert r188498.Evgeniy Stepanov2013-08-162-24/+19
| | | | | | This change broke release+asserts build with compiler-rt. llvm-svn: 188539
* [SystemZ] Fix sign of integer memcmp resultRichard Sandiford2013-08-163-44/+41
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | r188163 used CLC to implement memcmp. Code that compares the result directly against zero can test the CC value produced by CLC, but code that needs an integer result must use IPM. The sequence I'd used was: ipm <reg> sll <reg>, 2 sra <reg>, 30 but I'd forgotten that this inverts the order, so that CC==1 ("less") becomes an integer greater than zero, and CC==2 ("greater") becomes an integer less than zero. This sequence should only be used if the CLC arguments are reversed to compensate. The problem then is that the branch condition must also be reversed when testing the CLC result directly. Rather than do that, I went for a different sequence that works with the natural CLC order: ipm <reg> srl <reg>, 28 rll <reg>, <reg>, 31 One advantage of this is that it doesn't clobber CC. A disadvantage is that any sign extension to 64 bits must be done separately, rather than being folded into the shifts. llvm-svn: 188538
* This patch implements wait instruction for mips. Examples are added in test ↵Vladimir Medic2013-08-162-0/+15
| | | | | | files. llvm-svn: 188537
* Parse: Do not 'HandleTopLevelDecl' on templated functions.David Majnemer2013-08-164-15/+16
| | | | | | | | | | | | | | | | Summary: HandleTopLevelDecl on a templated function leads us to try and mangle it. Reviewers: rsmith Reviewed By: rsmith CC: cfe-commits Differential Revision: http://llvm-reviews.chandlerc.com/D1412 llvm-svn: 188536
* Fix typo pointed out by Jordan.Ted Kremenek2013-08-161-1/+1
| | | | llvm-svn: 188535
* Don't use v16i32 for load pattern matching. All 512-bit loads are cated to ↵Craig Topper2013-08-163-12/+53
| | | | | | v8i64. llvm-svn: 188534
* Use -std=c++11 when no compilation database is providedAriel J. Bernal2013-08-163-20/+47
| | | | | | | | Allow the migrator to be used without specifing --. If neither -- nor -p is provided and no compilation database can be detecteded from the first source file path then -std=c++11 is added as the only compiler argument. llvm-svn: 188533
* Add a new Section::SetFileAddress method to change a Section's fileJason Molenda2013-08-163-10/+45
| | | | | | | | | | | | | | | | | | | | | address. When loading a dSYM, and the file addresses of the dSYM Sections are different than the executable binary Sections' file addresses, the debug info won't be remapped to the actual load addresses correctly. This only happens with binaries on the in-memory shared cache binaries where their File addresses have been set to their actual load address (outside an offset value) whereas the original executable and dSYM have 0-based File addresses. I think this patch will not be activated for other cases -- this is the only case we know of where the dSYM and the executable's File addresses differ -- but if this causes other problems we can restrict it more carefully. <rdar://problem/12335086> llvm-svn: 188532
* Windows ToolChain: add VS bin dir to PogramPathsHans Wennborg2013-08-161-37/+42
| | | | | | | | | | | | | We have a lot of fancy logic to find Visual Studio, which is currently used to set the system header include paths. Use the same code to set the ProgramPaths, which is used for finding programs such as link.exe. Previously, Clang would just search PATH for link.exe, but now it should find it if it's able to find Visual Studio. Differential Revision: http://llvm-reviews.chandlerc.com/D1417 llvm-svn: 188531
* Re-disabling C4291 warnings for MSVC because AttributeList.h requires it. ↵Aaron Ballman2013-08-161-0/+1
| | | | | | This was accidentally removed in r187279. llvm-svn: 188530
* Add missing test for GEP + bitcast transformationMatt Arsenault2013-08-161-0/+24
| | | | llvm-svn: 188529
* Calling the base class constructor from the derived class' initializer list. ↵Aaron Ballman2013-08-161-2/+2
| | | | | | This matches DenseMap's behavior, and silences some warnings. llvm-svn: 188528
* [tests] Add a hack to eliminate some dangling .s files on buildbots.Daniel Dunbar2013-08-161-0/+8
| | | | | | | | - Benjamin fixed the emission of this file in r179937, but it still lives on a few buildbots. We should probably clean up the build dirs once in a while, eh? llvm-svn: 188527
* [tests] Remove an out-dated failing test.Daniel Dunbar2013-08-162-41/+0
| | | | llvm-svn: 188526
* Removing a spurious semi-colon; this macro expands into a namespace.Aaron Ballman2013-08-161-1/+1
| | | | llvm-svn: 188525
* Fixing a warning about control reaching the end of a non-void function.Aaron Ballman2013-08-161-0/+1
| | | | llvm-svn: 188524
* Revert "R600/SI: Fix incorrect encoding of DS_WRITE_B32 instructions"Tom Stellard2013-08-164-10/+12
| | | | | | | This reverts commit a6a39ced095c2f453624ce62c4aead25db41a18f. This is the wrong version of this fix. llvm-svn: 188523
* R600/SI: Fix incorrect encoding of DS_WRITE_B32 instructionsTom Stellard2013-08-164-12/+10
| | | | | | | | | The SIInsertWaits pass was overwriting the first operand (gds bit) of DS_WRITE_B32 with the second operand (value to write). This meant that any time the value to write was stored in an odd number VGPR, the gds bit would be set causing the instruction to write to GDS instead of LDS. llvm-svn: 188522
* R600: Add support for global vector loads with element types less than 32-bitsTom Stellard2013-08-162-0/+189
| | | | | Tested-by: Aaron Watry <awatry@gmail.com> llvm-svn: 188521
* R600: Add support for global vector stores with elements less than 32-bitsTom Stellard2013-08-164-1/+134
| | | | | Tested-by: Aaron Watry <awatry@gmail.com> llvm-svn: 188520
* R600: Add support for i16 and i8 global storesTom Stellard2013-08-1610-29/+167
| | | | | Tested-by: Aaron Watry <awatry@gmail.com> llvm-svn: 188519
* R600: Add support for v4i32 stores on CaymanTom Stellard2013-08-163-1/+16
| | | | | Tested-by: Aaron Watry <awatry@gmail.com> llvm-svn: 188518
* R600: Enable folding of inline literals into REQ_SEQUENCE instructionsTom Stellard2013-08-163-17/+36
| | | | | Tested-by: Aaron Watry <awatry@gmail.com> llvm-svn: 188517
OpenPOWER on IntegriCloud