| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
|
|
|
|
| |
left a read-write lock dangling, causing crashes
in debug builds.
llvm-svn: 157875
|
| |
|
|
| |
llvm-svn: 157874
|
| |
|
|
|
|
|
| |
Check that the SDValue TargetLowering::LowerOperation returns is not null
before replacing the original node with the returned node.
llvm-svn: 157873
|
| |
|
|
| |
llvm-svn: 157872
|
| |
|
|
|
|
| |
diagnostics: -Wimplicit-fallthrough-per-method
llvm-svn: 157871
|
| |
|
|
|
|
|
|
| |
explicitly.
This will make it easier to add inlining support to more expressions.
llvm-svn: 157870
|
| |
|
|
| |
llvm-svn: 157869
|
| |
|
|
| |
llvm-svn: 157868
|
| |
|
|
| |
llvm-svn: 157867
|
| |
|
|
| |
llvm-svn: 157866
|
| |
|
|
| |
llvm-svn: 157865
|
| |
|
|
|
|
| |
custom-lower unaligned load and store nodes.
llvm-svn: 157864
|
| |
|
|
| |
llvm-svn: 157863
|
| |
|
|
|
|
|
|
| |
This is the first of a series of patches which make changes to the backend to
emit unaligned load/store instructions (lwl,lwr,swl,swr) during instruction
selection.
llvm-svn: 157862
|
| |
|
|
|
|
| |
the MachineOperand type has a valid offset.
llvm-svn: 157861
|
| |
|
|
|
|
|
|
|
|
|
|
| |
When we timeout or exceed a max number of blocks within an inlined
function, we retry with no inlining starting from a node right before
the CallEnter node. We assume the state of that node is the state of the
program before we start evaluating the call. However, the node pruning
removes this node as unimportant.
Teach the node pruning to keep the predecessors of the call enter nodes.
llvm-svn: 157860
|
| |
|
|
|
|
|
| |
We should not stop exploring the path after we return from an empty
function.
llvm-svn: 157859
|
| |
|
|
|
|
|
|
|
| |
Designate MachThreadList as a transaction coordinator when doing Enable/DisableHardwareWatchpoint on the list of threads.
In case the operation (iterating on the threads and doing enable/disable) fails in the middle, we rollback the already
enabled/disabled threads to their checkpointed states. When all the threads succeed in enable/disable, we ask each thread
to finsih the transaction and commit the change of the debug state.
llvm-svn: 157858
|
| |
|
|
| |
llvm-svn: 157856
|
| |
|
|
|
|
|
|
|
|
| |
These functions exposed the layout of the underlying data tables as
null-terminated uint16_t arrays.
Use the new MCSubRegIterator, MCSuperRegIterator, and MCRegAliasIterator
classes instead.
llvm-svn: 157855
|
| |
|
|
|
|
|
|
|
|
|
|
|
| |
No functional change intended.
Sorry for the churn. The iterator classes are supposed to help avoid
giant commits like this one in the future. The TableGen-produced
register lists are getting quite large, and it may be necessary to
change the table representation.
This makes it possible to do so without changing all clients (again).
llvm-svn: 157854
|
| |
|
|
| |
llvm-svn: 157853
|
| |
|
|
|
|
|
|
|
|
|
|
| |
inject some code in that will run via the "__mod_init_func" method that
registers the gcov "writeout" function to execute at exit time.
The problem is that the "__mod_term_func" method of specifying d'tors is
deprecated on Darwin. And it can lead to some ambiguities when dealing with
multiple libraries.
<rdar://problem/11110106>
llvm-svn: 157852
|
| |
|
|
| |
llvm-svn: 157851
|
| |
|
|
|
|
|
| |
After physreg coalescing was disabled, these functions can't do anything
useful with physregs anyway.
llvm-svn: 157849
|
| |
|
|
|
|
| |
MCRegAliasIterator can include Reg itself in the list.
llvm-svn: 157848
|
| |
|
|
|
|
|
| |
Need to figure out how to get Frontend's warning parsing without bringing
in all of Frontend.
llvm-svn: 157847
|
| |
|
|
| |
llvm-svn: 157846
|
| |
|
|
|
|
|
| |
This removes a bit of context from the verifier erros, but reduces code
duplication in a fairly critical part of LLVM and makes dominates easier to test.
llvm-svn: 157845
|
| |
|
|
| |
llvm-svn: 157844
|
| |
|
|
| |
llvm-svn: 157843
|
| |
|
|
|
|
|
| |
show-enabled uses the command line you give it to build a CompilerInstance,
so any flags you pass will be processed as if running clang proper.
llvm-svn: 157842
|
| |
|
|
| |
llvm-svn: 157841
|
| |
|
|
|
|
| |
then DestReg is undefined.
llvm-svn: 157840
|
| |
|
|
|
|
|
| |
MCRegAliasIterator can optionally visit the register itself, allowing
for simpler code.
llvm-svn: 157837
|
| |
|
|
|
|
| |
Fixed an issue with the current type being set to DIE_IS_BEING_PARSED in the m_die_to_type map by making sure the type pointer is valid.
llvm-svn: 157836
|
| |
|
|
|
|
| |
This will make it easier to symbolicate the packet log output since we can use the lldb.utils.symbolication package module to symbolicate register values.
llvm-svn: 157835
|
| |
|
|
| |
llvm-svn: 157834
|
| |
|
|
| |
llvm-svn: 157833
|
| |
|
|
| |
llvm-svn: 157832
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
This patch will optimize the following:
sub r1, r3
cmp r3, r1 or cmp r1, r3
bge L1
TO
sub r1, r3
bge L1 or ble L1
If the branch instruction can use flag from "sub", then we can eliminate
the "cmp" instruction.
llvm-svn: 157831
|
| |
|
|
|
|
|
|
|
| |
Factor out the expansion code into a function.
This change is to be enabled in clang.
rdar://9877866
llvm-svn: 157830
|
| |
|
|
|
|
| |
doesn't dominate a use.
llvm-svn: 157829
|
| |
|
|
|
|
| |
CodeGen makes a lot of BitVector copies.
llvm-svn: 157826
|
| |
|
|
| |
llvm-svn: 157824
|
| |
|
|
|
|
|
|
| |
but different nested name specifiers to quietly clobber each other so
only one remains if they do not refer to the same NamedDecl. Fixes
PR12951.
llvm-svn: 157823
|
| |
|
|
|
|
|
|
|
|
| |
could leave dangling references in the cache
add regression tests for this problem.
Can already compile & run: PHP, PCRE, and ICU (i.e., all the software I tried)
llvm-svn: 157822
|
| |
|
|
| |
llvm-svn: 157821
|
| |
|
|
| |
llvm-svn: 157819
|
| |
|
|
|
|
|
|
|
| |
This implements codegen support for accesses to thread-local variables
using the local-dynamic model, and adds a clean-up pass so that the base
address for the TLS block can be re-used between local-dynamic access on
an execution path.
llvm-svn: 157818
|