summaryrefslogtreecommitdiffstats
path: root/llvm
diff options
context:
space:
mode:
Diffstat (limited to 'llvm')
-rw-r--r--llvm/test/CodeGen/X86/sext-setcc-self.ll87
1 files changed, 50 insertions, 37 deletions
diff --git a/llvm/test/CodeGen/X86/sext-setcc-self.ll b/llvm/test/CodeGen/X86/sext-setcc-self.ll
index 23d66a24724..e739d21e64e 100644
--- a/llvm/test/CodeGen/X86/sext-setcc-self.ll
+++ b/llvm/test/CodeGen/X86/sext-setcc-self.ll
@@ -1,55 +1,68 @@
-; RUN: llc -march=x86-64 -mcpu=nehalem -asm-verbose=false < %s | FileCheck %s
+; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
+; RUN: llc -mtriple=x86_64-unknown-unknown < %s | FileCheck %s
define <4 x i32> @test_ueq(<4 x float> %in) {
-entry:
- ; CHECK: pcmpeqd %xmm0, %xmm0
- ; CHECK-NEXT: ret
- %0 = fcmp ueq <4 x float> %in, %in
- %1 = sext <4 x i1> %0 to <4 x i32>
- ret <4 x i32> %1
+; CHECK-LABEL: test_ueq:
+; CHECK: # BB#0:
+; CHECK-NEXT: pcmpeqd %xmm0, %xmm0
+; CHECK-NEXT: retq
+;
+ %t0 = fcmp ueq <4 x float> %in, %in
+ %t1 = sext <4 x i1> %t0 to <4 x i32>
+ ret <4 x i32> %t1
}
define <4 x i32> @test_uge(<4 x float> %in) {
-entry:
- ; CHECK: pcmpeqd %xmm0, %xmm0
- ; CHECK-NEXT: ret
- %0 = fcmp uge <4 x float> %in, %in
- %1 = sext <4 x i1> %0 to <4 x i32>
- ret <4 x i32> %1
+; CHECK-LABEL: test_uge:
+; CHECK: # BB#0:
+; CHECK-NEXT: pcmpeqd %xmm0, %xmm0
+; CHECK-NEXT: retq
+;
+ %t0 = fcmp uge <4 x float> %in, %in
+ %t1 = sext <4 x i1> %t0 to <4 x i32>
+ ret <4 x i32> %t1
}
define <4 x i32> @test_ule(<4 x float> %in) {
-entry:
- ; CHECK: pcmpeqd %xmm0, %xmm0
- ; CHECK-NEXT: ret
- %0 = fcmp ule <4 x float> %in, %in
- %1 = sext <4 x i1> %0 to <4 x i32>
- ret <4 x i32> %1
+; CHECK-LABEL: test_ule:
+; CHECK: # BB#0:
+; CHECK-NEXT: pcmpeqd %xmm0, %xmm0
+; CHECK-NEXT: retq
+;
+ %t0 = fcmp ule <4 x float> %in, %in
+ %t1 = sext <4 x i1> %t0 to <4 x i32>
+ ret <4 x i32> %t1
}
define <4 x i32> @test_one(<4 x float> %in) {
-entry:
- ; CHECK: xorps %xmm0, %xmm0
- ; CHECK-NEXT: ret
- %0 = fcmp one <4 x float> %in, %in
- %1 = sext <4 x i1> %0 to <4 x i32>
- ret <4 x i32> %1
+; CHECK-LABEL: test_one:
+; CHECK: # BB#0:
+; CHECK-NEXT: xorps %xmm0, %xmm0
+; CHECK-NEXT: retq
+;
+ %t0 = fcmp one <4 x float> %in, %in
+ %t1 = sext <4 x i1> %t0 to <4 x i32>
+ ret <4 x i32> %t1
}
define <4 x i32> @test_ogt(<4 x float> %in) {
-entry:
- ; CHECK: xorps %xmm0, %xmm0
- ; CHECK-NEXT: ret
- %0 = fcmp ogt <4 x float> %in, %in
- %1 = sext <4 x i1> %0 to <4 x i32>
- ret <4 x i32> %1
+; CHECK-LABEL: test_ogt:
+; CHECK: # BB#0:
+; CHECK-NEXT: xorps %xmm0, %xmm0
+; CHECK-NEXT: retq
+;
+ %t0 = fcmp ogt <4 x float> %in, %in
+ %t1 = sext <4 x i1> %t0 to <4 x i32>
+ ret <4 x i32> %t1
}
define <4 x i32> @test_olt(<4 x float> %in) {
-entry:
- ; CHECK: xorps %xmm0, %xmm0
- ; CHECK-NEXT: ret
- %0 = fcmp olt <4 x float> %in, %in
- %1 = sext <4 x i1> %0 to <4 x i32>
- ret <4 x i32> %1
+; CHECK-LABEL: test_olt:
+; CHECK: # BB#0:
+; CHECK-NEXT: xorps %xmm0, %xmm0
+; CHECK-NEXT: retq
+;
+ %t0 = fcmp olt <4 x float> %in, %in
+ %t1 = sext <4 x i1> %t0 to <4 x i32>
+ ret <4 x i32> %t1
}
OpenPOWER on IntegriCloud