summaryrefslogtreecommitdiffstats
path: root/llvm/test/tools/llvm-mca/X86/Generic
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/tools/llvm-mca/X86/Generic')
-rw-r--r--llvm/test/tools/llvm-mca/X86/Generic/resources-clwb.s33
-rw-r--r--llvm/test/tools/llvm-mca/X86/Generic/resources-clzero.s33
-rw-r--r--llvm/test/tools/llvm-mca/X86/Generic/resources-fsgsbase.s57
-rw-r--r--llvm/test/tools/llvm-mca/X86/Generic/resources-lwp.s71
-rw-r--r--llvm/test/tools/llvm-mca/X86/Generic/resources-mwaitx.s36
-rw-r--r--llvm/test/tools/llvm-mca/X86/Generic/resources-rdpid.s33
-rw-r--r--llvm/test/tools/llvm-mca/X86/Generic/resources-sha.s78
7 files changed, 341 insertions, 0 deletions
diff --git a/llvm/test/tools/llvm-mca/X86/Generic/resources-clwb.s b/llvm/test/tools/llvm-mca/X86/Generic/resources-clwb.s
new file mode 100644
index 00000000000..099edcda15a
--- /dev/null
+++ b/llvm/test/tools/llvm-mca/X86/Generic/resources-clwb.s
@@ -0,0 +1,33 @@
+# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
+# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -instruction-tables < %s | FileCheck %s
+
+clwb (%rax)
+
+# CHECK: Instruction Info:
+# CHECK-NEXT: [1]: #uOps
+# CHECK-NEXT: [2]: Latency
+# CHECK-NEXT: [3]: RThroughput
+# CHECK-NEXT: [4]: MayLoad
+# CHECK-NEXT: [5]: MayStore
+# CHECK-NEXT: [6]: HasSideEffects (U)
+
+# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
+# CHECK-NEXT: 1 5 0.50 * * U clwb (%rax)
+
+# CHECK: Resources:
+# CHECK-NEXT: [0] - SBDivider
+# CHECK-NEXT: [1] - SBFPDivider
+# CHECK-NEXT: [2] - SBPort0
+# CHECK-NEXT: [3] - SBPort1
+# CHECK-NEXT: [4] - SBPort4
+# CHECK-NEXT: [5] - SBPort5
+# CHECK-NEXT: [6.0] - SBPort23
+# CHECK-NEXT: [6.1] - SBPort23
+
+# CHECK: Resource pressure per iteration:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1]
+# CHECK-NEXT: - - - - - - 0.50 0.50
+
+# CHECK: Resource pressure by instruction:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1] Instructions:
+# CHECK-NEXT: - - - - - - 0.50 0.50 clwb (%rax)
diff --git a/llvm/test/tools/llvm-mca/X86/Generic/resources-clzero.s b/llvm/test/tools/llvm-mca/X86/Generic/resources-clzero.s
new file mode 100644
index 00000000000..a13c25300b3
--- /dev/null
+++ b/llvm/test/tools/llvm-mca/X86/Generic/resources-clzero.s
@@ -0,0 +1,33 @@
+# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
+# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -instruction-tables < %s | FileCheck %s
+
+clzero
+
+# CHECK: Instruction Info:
+# CHECK-NEXT: [1]: #uOps
+# CHECK-NEXT: [2]: Latency
+# CHECK-NEXT: [3]: RThroughput
+# CHECK-NEXT: [4]: MayLoad
+# CHECK-NEXT: [5]: MayStore
+# CHECK-NEXT: [6]: HasSideEffects (U)
+
+# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
+# CHECK-NEXT: 1 100 0.33 U clzero
+
+# CHECK: Resources:
+# CHECK-NEXT: [0] - SBDivider
+# CHECK-NEXT: [1] - SBFPDivider
+# CHECK-NEXT: [2] - SBPort0
+# CHECK-NEXT: [3] - SBPort1
+# CHECK-NEXT: [4] - SBPort4
+# CHECK-NEXT: [5] - SBPort5
+# CHECK-NEXT: [6.0] - SBPort23
+# CHECK-NEXT: [6.1] - SBPort23
+
+# CHECK: Resource pressure per iteration:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1]
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - -
+
+# CHECK: Resource pressure by instruction:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1] Instructions:
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - clzero
diff --git a/llvm/test/tools/llvm-mca/X86/Generic/resources-fsgsbase.s b/llvm/test/tools/llvm-mca/X86/Generic/resources-fsgsbase.s
new file mode 100644
index 00000000000..7b0642214ba
--- /dev/null
+++ b/llvm/test/tools/llvm-mca/X86/Generic/resources-fsgsbase.s
@@ -0,0 +1,57 @@
+# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
+# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -instruction-tables < %s | FileCheck %s
+
+rdfsbase %eax
+rdfsbase %rax
+
+rdgsbase %eax
+rdgsbase %rax
+
+wrfsbase %edi
+wrfsbase %rdi
+
+wrgsbase %edi
+wrgsbase %rdi
+
+# CHECK: Instruction Info:
+# CHECK-NEXT: [1]: #uOps
+# CHECK-NEXT: [2]: Latency
+# CHECK-NEXT: [3]: RThroughput
+# CHECK-NEXT: [4]: MayLoad
+# CHECK-NEXT: [5]: MayStore
+# CHECK-NEXT: [6]: HasSideEffects (U)
+
+# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
+# CHECK-NEXT: 1 100 0.33 * * U rdfsbasel %eax
+# CHECK-NEXT: 1 100 0.33 * * U rdfsbaseq %rax
+# CHECK-NEXT: 1 100 0.33 * * U rdgsbasel %eax
+# CHECK-NEXT: 1 100 0.33 * * U rdgsbaseq %rax
+# CHECK-NEXT: 1 100 0.33 * * U wrfsbasel %edi
+# CHECK-NEXT: 1 100 0.33 * * U wrfsbaseq %rdi
+# CHECK-NEXT: 1 100 0.33 * * U wrgsbasel %edi
+# CHECK-NEXT: 1 100 0.33 * * U wrgsbaseq %rdi
+
+# CHECK: Resources:
+# CHECK-NEXT: [0] - SBDivider
+# CHECK-NEXT: [1] - SBFPDivider
+# CHECK-NEXT: [2] - SBPort0
+# CHECK-NEXT: [3] - SBPort1
+# CHECK-NEXT: [4] - SBPort4
+# CHECK-NEXT: [5] - SBPort5
+# CHECK-NEXT: [6.0] - SBPort23
+# CHECK-NEXT: [6.1] - SBPort23
+
+# CHECK: Resource pressure per iteration:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1]
+# CHECK-NEXT: - - 2.67 2.67 - 2.67 - -
+
+# CHECK: Resource pressure by instruction:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1] Instructions:
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - rdfsbasel %eax
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - rdfsbaseq %rax
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - rdgsbasel %eax
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - rdgsbaseq %rax
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - wrfsbasel %edi
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - wrfsbaseq %rdi
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - wrgsbasel %edi
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - wrgsbaseq %rdi
diff --git a/llvm/test/tools/llvm-mca/X86/Generic/resources-lwp.s b/llvm/test/tools/llvm-mca/X86/Generic/resources-lwp.s
new file mode 100644
index 00000000000..0de376544a4
--- /dev/null
+++ b/llvm/test/tools/llvm-mca/X86/Generic/resources-lwp.s
@@ -0,0 +1,71 @@
+# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
+# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -instruction-tables < %s | FileCheck %s
+
+llwpcb %edi
+llwpcb %rdi
+
+lwpins $-1985229329, %esi, %edi
+lwpins $-1985229329, (%rsi), %edi
+
+lwpins $-1985229329, %esi, %rdi
+lwpins $-1985229329, (%rsi), %rdi
+
+lwpval $-1985229329, %esi, %edi
+lwpval $-1985229329, (%rsi), %edi
+
+lwpval $-1985229329, %esi, %rdi
+lwpval $-1985229329, (%rsi), %rdi
+
+slwpcb %edi
+slwpcb %rdi
+
+# CHECK: Instruction Info:
+# CHECK-NEXT: [1]: #uOps
+# CHECK-NEXT: [2]: Latency
+# CHECK-NEXT: [3]: RThroughput
+# CHECK-NEXT: [4]: MayLoad
+# CHECK-NEXT: [5]: MayStore
+# CHECK-NEXT: [6]: HasSideEffects (U)
+
+# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
+# CHECK-NEXT: 1 100 0.33 * * U llwpcb %edi
+# CHECK-NEXT: 1 100 0.33 * * U llwpcb %rdi
+# CHECK-NEXT: 1 100 0.33 * * U lwpins $-1985229329, %esi, %edi
+# CHECK-NEXT: 1 100 0.33 * * U lwpins $-1985229329, (%rsi), %edi
+# CHECK-NEXT: 1 100 0.33 * * U lwpins $-1985229329, %esi, %rdi
+# CHECK-NEXT: 1 100 0.33 * * U lwpins $-1985229329, (%rsi), %rdi
+# CHECK-NEXT: 1 100 0.33 * * U lwpval $-1985229329, %esi, %edi
+# CHECK-NEXT: 1 100 0.33 * * U lwpval $-1985229329, (%rsi), %edi
+# CHECK-NEXT: 1 100 0.33 * * U lwpval $-1985229329, %esi, %rdi
+# CHECK-NEXT: 1 100 0.33 * * U lwpval $-1985229329, (%rsi), %rdi
+# CHECK-NEXT: 1 100 0.33 * * U slwpcb %edi
+# CHECK-NEXT: 1 100 0.33 * * U slwpcb %rdi
+
+# CHECK: Resources:
+# CHECK-NEXT: [0] - SBDivider
+# CHECK-NEXT: [1] - SBFPDivider
+# CHECK-NEXT: [2] - SBPort0
+# CHECK-NEXT: [3] - SBPort1
+# CHECK-NEXT: [4] - SBPort4
+# CHECK-NEXT: [5] - SBPort5
+# CHECK-NEXT: [6.0] - SBPort23
+# CHECK-NEXT: [6.1] - SBPort23
+
+# CHECK: Resource pressure per iteration:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1]
+# CHECK-NEXT: - - 4.00 4.00 - 4.00 - -
+
+# CHECK: Resource pressure by instruction:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1] Instructions:
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - llwpcb %edi
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - llwpcb %rdi
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpins $-1985229329, %esi, %edi
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpins $-1985229329, (%rsi), %edi
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpins $-1985229329, %esi, %rdi
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpins $-1985229329, (%rsi), %rdi
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpval $-1985229329, %esi, %edi
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpval $-1985229329, (%rsi), %edi
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpval $-1985229329, %esi, %rdi
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpval $-1985229329, (%rsi), %rdi
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - slwpcb %edi
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - slwpcb %rdi
diff --git a/llvm/test/tools/llvm-mca/X86/Generic/resources-mwaitx.s b/llvm/test/tools/llvm-mca/X86/Generic/resources-mwaitx.s
new file mode 100644
index 00000000000..517b283dafa
--- /dev/null
+++ b/llvm/test/tools/llvm-mca/X86/Generic/resources-mwaitx.s
@@ -0,0 +1,36 @@
+# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
+# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -instruction-tables < %s | FileCheck %s
+
+monitorx
+mwaitx
+
+# CHECK: Instruction Info:
+# CHECK-NEXT: [1]: #uOps
+# CHECK-NEXT: [2]: Latency
+# CHECK-NEXT: [3]: RThroughput
+# CHECK-NEXT: [4]: MayLoad
+# CHECK-NEXT: [5]: MayStore
+# CHECK-NEXT: [6]: HasSideEffects (U)
+
+# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
+# CHECK-NEXT: 1 100 0.33 U monitorx
+# CHECK-NEXT: 1 100 0.33 * * U mwaitx
+
+# CHECK: Resources:
+# CHECK-NEXT: [0] - SBDivider
+# CHECK-NEXT: [1] - SBFPDivider
+# CHECK-NEXT: [2] - SBPort0
+# CHECK-NEXT: [3] - SBPort1
+# CHECK-NEXT: [4] - SBPort4
+# CHECK-NEXT: [5] - SBPort5
+# CHECK-NEXT: [6.0] - SBPort23
+# CHECK-NEXT: [6.1] - SBPort23
+
+# CHECK: Resource pressure per iteration:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1]
+# CHECK-NEXT: - - 0.67 0.67 - 0.67 - -
+
+# CHECK: Resource pressure by instruction:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1] Instructions:
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - monitorx
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - mwaitx
diff --git a/llvm/test/tools/llvm-mca/X86/Generic/resources-rdpid.s b/llvm/test/tools/llvm-mca/X86/Generic/resources-rdpid.s
new file mode 100644
index 00000000000..ee7021dd213
--- /dev/null
+++ b/llvm/test/tools/llvm-mca/X86/Generic/resources-rdpid.s
@@ -0,0 +1,33 @@
+# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
+# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -instruction-tables < %s | FileCheck %s
+
+rdpid %rax
+
+# CHECK: Instruction Info:
+# CHECK-NEXT: [1]: #uOps
+# CHECK-NEXT: [2]: Latency
+# CHECK-NEXT: [3]: RThroughput
+# CHECK-NEXT: [4]: MayLoad
+# CHECK-NEXT: [5]: MayStore
+# CHECK-NEXT: [6]: HasSideEffects (U)
+
+# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
+# CHECK-NEXT: 1 100 0.33 U rdpid %rax
+
+# CHECK: Resources:
+# CHECK-NEXT: [0] - SBDivider
+# CHECK-NEXT: [1] - SBFPDivider
+# CHECK-NEXT: [2] - SBPort0
+# CHECK-NEXT: [3] - SBPort1
+# CHECK-NEXT: [4] - SBPort4
+# CHECK-NEXT: [5] - SBPort5
+# CHECK-NEXT: [6.0] - SBPort23
+# CHECK-NEXT: [6.1] - SBPort23
+
+# CHECK: Resource pressure per iteration:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1]
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - -
+
+# CHECK: Resource pressure by instruction:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1] Instructions:
+# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - rdpid %rax
diff --git a/llvm/test/tools/llvm-mca/X86/Generic/resources-sha.s b/llvm/test/tools/llvm-mca/X86/Generic/resources-sha.s
new file mode 100644
index 00000000000..71b37298fd6
--- /dev/null
+++ b/llvm/test/tools/llvm-mca/X86/Generic/resources-sha.s
@@ -0,0 +1,78 @@
+# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
+# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -instruction-tables < %s | FileCheck %s
+
+sha1msg1 %xmm0, %xmm2
+sha1msg1 (%rax), %xmm2
+
+sha1msg2 %xmm0, %xmm2
+sha1msg2 (%rax), %xmm2
+
+sha1nexte %xmm0, %xmm2
+sha1nexte (%rax), %xmm2
+
+sha1rnds4 $3, %xmm0, %xmm2
+sha1rnds4 $3, (%rax), %xmm2
+
+sha256msg1 %xmm0, %xmm2
+sha256msg1 (%rax), %xmm2
+
+sha256msg2 %xmm0, %xmm2
+sha256msg2 (%rax), %xmm2
+
+sha256rnds2 %xmm0, %xmm2
+sha256rnds2 (%rax), %xmm2
+
+# CHECK: Instruction Info:
+# CHECK-NEXT: [1]: #uOps
+# CHECK-NEXT: [2]: Latency
+# CHECK-NEXT: [3]: RThroughput
+# CHECK-NEXT: [4]: MayLoad
+# CHECK-NEXT: [5]: MayStore
+# CHECK-NEXT: [6]: HasSideEffects (U)
+
+# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
+# CHECK-NEXT: 1 5 1.00 sha1msg1 %xmm0, %xmm2
+# CHECK-NEXT: 2 11 1.00 * sha1msg1 (%rax), %xmm2
+# CHECK-NEXT: 1 5 1.00 sha1msg2 %xmm0, %xmm2
+# CHECK-NEXT: 2 11 1.00 * sha1msg2 (%rax), %xmm2
+# CHECK-NEXT: 1 5 1.00 sha1nexte %xmm0, %xmm2
+# CHECK-NEXT: 2 11 1.00 * sha1nexte (%rax), %xmm2
+# CHECK-NEXT: 1 5 1.00 sha1rnds4 $3, %xmm0, %xmm2
+# CHECK-NEXT: 2 11 1.00 * sha1rnds4 $3, (%rax), %xmm2
+# CHECK-NEXT: 1 5 1.00 sha256msg1 %xmm0, %xmm2
+# CHECK-NEXT: 2 11 1.00 * sha256msg1 (%rax), %xmm2
+# CHECK-NEXT: 1 5 1.00 sha256msg2 %xmm0, %xmm2
+# CHECK-NEXT: 2 11 1.00 * sha256msg2 (%rax), %xmm2
+# CHECK-NEXT: 1 5 1.00 sha256rnds2 %xmm0, %xmm0, %xmm2
+# CHECK-NEXT: 2 11 1.00 * sha256rnds2 %xmm0, (%rax), %xmm2
+
+# CHECK: Resources:
+# CHECK-NEXT: [0] - SBDivider
+# CHECK-NEXT: [1] - SBFPDivider
+# CHECK-NEXT: [2] - SBPort0
+# CHECK-NEXT: [3] - SBPort1
+# CHECK-NEXT: [4] - SBPort4
+# CHECK-NEXT: [5] - SBPort5
+# CHECK-NEXT: [6.0] - SBPort23
+# CHECK-NEXT: [6.1] - SBPort23
+
+# CHECK: Resource pressure per iteration:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1]
+# CHECK-NEXT: - - 14.00 - - - 3.50 3.50
+
+# CHECK: Resource pressure by instruction:
+# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1] Instructions:
+# CHECK-NEXT: - - 1.00 - - - - - sha1msg1 %xmm0, %xmm2
+# CHECK-NEXT: - - 1.00 - - - 0.50 0.50 sha1msg1 (%rax), %xmm2
+# CHECK-NEXT: - - 1.00 - - - - - sha1msg2 %xmm0, %xmm2
+# CHECK-NEXT: - - 1.00 - - - 0.50 0.50 sha1msg2 (%rax), %xmm2
+# CHECK-NEXT: - - 1.00 - - - - - sha1nexte %xmm0, %xmm2
+# CHECK-NEXT: - - 1.00 - - - 0.50 0.50 sha1nexte (%rax), %xmm2
+# CHECK-NEXT: - - 1.00 - - - - - sha1rnds4 $3, %xmm0, %xmm2
+# CHECK-NEXT: - - 1.00 - - - 0.50 0.50 sha1rnds4 $3, (%rax), %xmm2
+# CHECK-NEXT: - - 1.00 - - - - - sha256msg1 %xmm0, %xmm2
+# CHECK-NEXT: - - 1.00 - - - 0.50 0.50 sha256msg1 (%rax), %xmm2
+# CHECK-NEXT: - - 1.00 - - - - - sha256msg2 %xmm0, %xmm2
+# CHECK-NEXT: - - 1.00 - - - 0.50 0.50 sha256msg2 (%rax), %xmm2
+# CHECK-NEXT: - - 1.00 - - - - - sha256rnds2 %xmm0, %xmm0, %xmm2
+# CHECK-NEXT: - - 1.00 - - - 0.50 0.50 sha256rnds2 %xmm0, (%rax), %xmm2
OpenPOWER on IntegriCloud