summaryrefslogtreecommitdiffstats
path: root/llvm/test/Transforms/IndVarSimplify/pr40454.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/Transforms/IndVarSimplify/pr40454.ll')
-rw-r--r--llvm/test/Transforms/IndVarSimplify/pr40454.ll62
1 files changed, 62 insertions, 0 deletions
diff --git a/llvm/test/Transforms/IndVarSimplify/pr40454.ll b/llvm/test/Transforms/IndVarSimplify/pr40454.ll
new file mode 100644
index 00000000000..c0ad01e4a7f
--- /dev/null
+++ b/llvm/test/Transforms/IndVarSimplify/pr40454.ll
@@ -0,0 +1,62 @@
+; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
+; RUN: opt -S -indvars < %s | FileCheck %s
+
+target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
+
+define void @test() {
+; CHECK-LABEL: @test(
+; CHECK-NEXT: bb:
+; CHECK-NEXT: br label [[BB2:%.*]]
+; CHECK: bb1:
+; CHECK-NEXT: br label [[BB2]]
+; CHECK: bb2:
+; CHECK-NEXT: [[TMP:%.*]] = phi i32 [ -9, [[BB:%.*]] ], [ [[TMP6:%.*]], [[BB1:%.*]] ]
+; CHECK-NEXT: br label [[BB3:%.*]]
+; CHECK: bb3:
+; CHECK-NEXT: [[TMP4:%.*]] = phi i32 [ -9, [[BB2]] ], [ [[TMP6]], [[BB10:%.*]] ]
+; CHECK-NEXT: br i1 false, label [[BB5:%.*]], label [[BB12:%.*]]
+; CHECK: bb5:
+; CHECK-NEXT: [[TMP6]] = add nsw i32 [[TMP4]], -1
+; CHECK-NEXT: br i1 undef, label [[BB8:%.*]], label [[BB9:%.*]]
+; CHECK: bb8:
+; CHECK-NEXT: br label [[BB10]]
+; CHECK: bb9:
+; CHECK-NEXT: br label [[BB10]]
+; CHECK: bb10:
+; CHECK-NEXT: br label [[BB3]]
+; CHECK: bb12:
+; CHECK-NEXT: ret void
+;
+
+bb:
+ br label %bb2
+
+bb1: ; No predecessors!
+ br label %bb2
+
+bb2: ; preds = %bb1, %bb
+ %tmp = phi i32 [ -9, %bb ], [ %tmp6, %bb1 ]
+ br label %bb3
+
+bb3: ; preds = %bb10, %bb2
+ %tmp4 = phi i32 [ -9, %bb2 ], [ %tmp6, %bb10 ]
+ br i1 undef, label %bb5, label %bb12
+
+bb5: ; preds = %bb3
+ %tmp6 = add i32 %tmp4, -1
+ %tmp7 = zext i32 %tmp6 to i64
+ br i1 undef, label %bb8, label %bb9
+
+bb8: ; preds = %bb5
+ br label %bb10
+
+bb9: ; preds = %bb5
+ br label %bb10
+
+bb10: ; preds = %bb9, %bb8
+ %tmp11 = and i64 undef, %tmp7
+ br label %bb3
+
+bb12: ; preds = %bb3
+ ret void
+}
OpenPOWER on IntegriCloud