summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/X86')
-rw-r--r--llvm/test/CodeGen/X86/schedule-x86_64.ll32
1 files changed, 16 insertions, 16 deletions
diff --git a/llvm/test/CodeGen/X86/schedule-x86_64.ll b/llvm/test/CodeGen/X86/schedule-x86_64.ll
index c1019e41b7a..105e66043ad 100644
--- a/llvm/test/CodeGen/X86/schedule-x86_64.ll
+++ b/llvm/test/CodeGen/X86/schedule-x86_64.ll
@@ -13882,22 +13882,22 @@ define void @test_setcc(i8 %a0, i8 *%a1) optsize {
; ZNVER1-NEXT: setge %dil # sched: [1:0.25]
; ZNVER1-NEXT: setle %dil # sched: [1:0.25]
; ZNVER1-NEXT: setg %dil # sched: [1:0.25]
-; ZNVER1-NEXT: seto (%rsi) # sched: [1:0.25]
-; ZNVER1-NEXT: setno (%rsi) # sched: [1:0.25]
-; ZNVER1-NEXT: setb (%rsi) # sched: [1:0.25]
-; ZNVER1-NEXT: setae (%rsi) # sched: [1:0.25]
-; ZNVER1-NEXT: sete (%rsi) # sched: [1:0.25]
-; ZNVER1-NEXT: setne (%rsi) # sched: [1:0.25]
-; ZNVER1-NEXT: setbe (%rsi) # sched: [1:0.25]
-; ZNVER1-NEXT: seta (%rsi) # sched: [1:0.25]
-; ZNVER1-NEXT: sets (%rsi) # sched: [1:0.25]
-; ZNVER1-NEXT: setns (%rsi) # sched: [1:0.25]
-; ZNVER1-NEXT: setp (%rsi) # sched: [1:0.25]
-; ZNVER1-NEXT: setnp (%rsi) # sched: [1:0.25]
-; ZNVER1-NEXT: setl (%rsi) # sched: [1:0.25]
-; ZNVER1-NEXT: setge (%rsi) # sched: [1:0.25]
-; ZNVER1-NEXT: setle (%rsi) # sched: [1:0.25]
-; ZNVER1-NEXT: setg (%rsi) # sched: [1:0.25]
+; ZNVER1-NEXT: seto (%rsi) # sched: [1:0.50]
+; ZNVER1-NEXT: setno (%rsi) # sched: [1:0.50]
+; ZNVER1-NEXT: setb (%rsi) # sched: [1:0.50]
+; ZNVER1-NEXT: setae (%rsi) # sched: [1:0.50]
+; ZNVER1-NEXT: sete (%rsi) # sched: [1:0.50]
+; ZNVER1-NEXT: setne (%rsi) # sched: [1:0.50]
+; ZNVER1-NEXT: setbe (%rsi) # sched: [1:0.50]
+; ZNVER1-NEXT: seta (%rsi) # sched: [1:0.50]
+; ZNVER1-NEXT: sets (%rsi) # sched: [1:0.50]
+; ZNVER1-NEXT: setns (%rsi) # sched: [1:0.50]
+; ZNVER1-NEXT: setp (%rsi) # sched: [1:0.50]
+; ZNVER1-NEXT: setnp (%rsi) # sched: [1:0.50]
+; ZNVER1-NEXT: setl (%rsi) # sched: [1:0.50]
+; ZNVER1-NEXT: setge (%rsi) # sched: [1:0.50]
+; ZNVER1-NEXT: setle (%rsi) # sched: [1:0.50]
+; ZNVER1-NEXT: setg (%rsi) # sched: [1:0.50]
; ZNVER1-NEXT: #NO_APP
; ZNVER1-NEXT: retq # sched: [1:0.50]
call void asm sideeffect "seto $0 \0A\09 setno $0 \0A\09 setb $0 \0A\09 setnb $0 \0A\09 setz $0 \0A\09 setnz $0 \0A\09 setbe $0 \0A\09 setnbe $0 \0A\09 sets $0 \0A\09 setns $0 \0A\09 setp $0 \0A\09 setnp $0 \0A\09 setl $0 \0A\09 setnl $0 \0A\09 setle $0 \0A\09 setnle $0 \0A\09 seto $1 \0A\09 setno $1 \0A\09 setb $1 \0A\09 setnb $1 \0A\09 setz $1 \0A\09 setnz $1 \0A\09 setbe $1 \0A\09 setnbe $1 \0A\09 sets $1 \0A\09 setns $1 \0A\09 setp $1 \0A\09 setnp $1 \0A\09 setl $1 \0A\09 setnl $1 \0A\09 setle $1 \0A\09 setnle $1", "r,*m"(i8 %a0, i8 *%a1)
OpenPOWER on IntegriCloud