summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/widen_load-0.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/X86/widen_load-0.ll')
-rw-r--r--llvm/test/CodeGen/X86/widen_load-0.ll29
1 files changed, 23 insertions, 6 deletions
diff --git a/llvm/test/CodeGen/X86/widen_load-0.ll b/llvm/test/CodeGen/X86/widen_load-0.ll
index edaaa77c145..f998cf77048 100644
--- a/llvm/test/CodeGen/X86/widen_load-0.ll
+++ b/llvm/test/CodeGen/X86/widen_load-0.ll
@@ -1,14 +1,31 @@
-; RUN: llc < %s -o - -mtriple=x86_64-linux | FileCheck %s
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc < %s -mtriple=i686-linux -mattr=+sse4.2 | FileCheck %s --check-prefix=X86
+; RUN: llc < %s -mtriple=x86_64-linux -mattr=+sse4.2 | FileCheck %s --check-prefix=X64
+
; PR4891
; Both loads should happen before either store.
-; CHECK: movl ({{.*}}), {{.*}}
-; CHECK: movl ({{.*}}), {{.*}}
-; CHECK: movl {{.*}}, ({{.*}})
-; CHECK: movl {{.*}}, ({{.*}})
-
define void @short2_int_swap(<2 x i16>* nocapture %b, i32* nocapture %c) nounwind {
+; X86-LABEL: short2_int_swap:
+; X86: # BB#0: # %entry
+; X86-NEXT: pushl %esi
+; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X86-NEXT: movl {{[0-9]+}}(%esp), %ecx
+; X86-NEXT: movl (%ecx), %edx
+; X86-NEXT: movl (%eax), %esi
+; X86-NEXT: movl %edx, (%eax)
+; X86-NEXT: movl %esi, (%ecx)
+; X86-NEXT: popl %esi
+; X86-NEXT: retl
+;
+; X64-LABEL: short2_int_swap:
+; X64: # BB#0: # %entry
+; X64-NEXT: movl (%rsi), %eax
+; X64-NEXT: movl (%rdi), %ecx
+; X64-NEXT: movl %eax, (%rdi)
+; X64-NEXT: movl %ecx, (%rsi)
+; X64-NEXT: retq
entry:
%0 = load <2 x i16>, <2 x i16>* %b, align 2 ; <<2 x i16>> [#uses=1]
%1 = load i32, i32* %c, align 4 ; <i32> [#uses=1]
OpenPOWER on IntegriCloud