summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/psubus.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/X86/psubus.ll')
-rw-r--r--llvm/test/CodeGen/X86/psubus.ll104
1 files changed, 52 insertions, 52 deletions
diff --git a/llvm/test/CodeGen/X86/psubus.ll b/llvm/test/CodeGen/X86/psubus.ll
index aff4afbd2e3..c8f8221becb 100644
--- a/llvm/test/CodeGen/X86/psubus.ll
+++ b/llvm/test/CodeGen/X86/psubus.ll
@@ -23,19 +23,19 @@ vector.body: ; preds = %vector.body, %vecto
br i1 %6, label %for.end, label %vector.body
for.end: ; preds = %vector.body
- ret void
-
-; SSE2: @test1
-; SSE2: psubusw LCPI0_0(%rip), %xmm0
-
-; AVX1: @test1
-; AVX1: vpsubusw LCPI0_0(%rip), %xmm0, %xmm0
-
-; AVX2: @test1
-; AVX2: vpsubusw LCPI0_0(%rip), %xmm0, %xmm0
-}
-
-define void @test2(i16* nocapture %head) nounwind {
+ ret void
+
+; SSE2: @test1
+; SSE2: psubusw %xmm0, %xmm1
+
+; AVX1: @test1
+; AVX1: vpsubusw %xmm0, %xmm1, %xmm1
+
+; AVX2: @test1
+; AVX2: vpsubusw %xmm0, %xmm1, %xmm1
+}
+
+define void @test2(i16* nocapture %head) nounwind {
vector.ph:
br label %vector.body
@@ -53,19 +53,19 @@ vector.body: ; preds = %vector.body, %vecto
br i1 %6, label %for.end, label %vector.body
for.end: ; preds = %vector.body
- ret void
-
-; SSE2: @test2
-; SSE2: psubusw LCPI1_0(%rip), %xmm0
-
-; AVX1: @test2
-; AVX1: vpsubusw LCPI1_0(%rip), %xmm0, %xmm0
-
-; AVX2: @test2
-; AVX2: vpsubusw LCPI1_0(%rip), %xmm0, %xmm0
-}
-
-define void @test3(i16* nocapture %head, i16 zeroext %w) nounwind {
+ ret void
+
+; SSE2: @test2
+; SSE2: psubusw %xmm0, %xmm1
+
+; AVX1: @test2
+; AVX1: vpsubusw %xmm0, %xmm1, %xmm1
+
+; AVX2: @test2
+; AVX2: vpsubusw %xmm0, %xmm1, %xmm1
+}
+
+define void @test3(i16* nocapture %head, i16 zeroext %w) nounwind {
vector.ph:
%0 = insertelement <8 x i16> undef, i16 %w, i32 0
%broadcast15 = shufflevector <8 x i16> %0, <8 x i16> undef, <8 x i32> zeroinitializer
@@ -115,19 +115,19 @@ vector.body: ; preds = %vector.body, %vecto
br i1 %6, label %for.end, label %vector.body
for.end: ; preds = %vector.body
- ret void
-
-; SSE2: @test4
-; SSE2: psubusb LCPI3_0(%rip), %xmm0
-
-; AVX1: @test4
-; AVX1: vpsubusb LCPI3_0(%rip), %xmm0, %xmm0
-
-; AVX2: @test4
-; AVX2: vpsubusb LCPI3_0(%rip), %xmm0, %xmm0
-}
-
-define void @test5(i8* nocapture %head) nounwind {
+ ret void
+
+; SSE2: @test4
+; SSE2: psubusb %xmm0, %xmm1
+
+; AVX1: @test4
+; AVX1: vpsubusb %xmm0, %xmm1, %xmm1
+
+; AVX2: @test4
+; AVX2: vpsubusb %xmm0, %xmm1, %xmm1
+}
+
+define void @test5(i8* nocapture %head) nounwind {
vector.ph:
br label %vector.body
@@ -145,19 +145,19 @@ vector.body: ; preds = %vector.body, %vecto
br i1 %6, label %for.end, label %vector.body
for.end: ; preds = %vector.body
- ret void
-
-; SSE2: @test5
-; SSE2: psubusb LCPI4_0(%rip), %xmm0
-
-; AVX1: @test5
-; AVX1: vpsubusb LCPI4_0(%rip), %xmm0, %xmm0
-
-; AVX2: @test5
-; AVX2: vpsubusb LCPI4_0(%rip), %xmm0, %xmm0
-}
-
-define void @test6(i8* nocapture %head, i8 zeroext %w) nounwind {
+ ret void
+
+; SSE2: @test5
+; SSE2: psubusb %xmm0, %xmm1
+
+; AVX1: @test5
+; AVX1: vpsubusb %xmm0, %xmm1, %xmm1
+
+; AVX2: @test5
+; AVX2: vpsubusb %xmm0, %xmm1, %xmm1
+}
+
+define void @test6(i8* nocapture %head, i8 zeroext %w) nounwind {
vector.ph:
%0 = insertelement <16 x i8> undef, i8 %w, i32 0
%broadcast15 = shufflevector <16 x i8> %0, <16 x i8> undef, <16 x i32> zeroinitializer
OpenPOWER on IntegriCloud