summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/ins_subreg_coalesce-1.ll
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/test/CodeGen/X86/ins_subreg_coalesce-1.ll')
-rw-r--r--llvm/test/CodeGen/X86/ins_subreg_coalesce-1.ll15
1 files changed, 9 insertions, 6 deletions
diff --git a/llvm/test/CodeGen/X86/ins_subreg_coalesce-1.ll b/llvm/test/CodeGen/X86/ins_subreg_coalesce-1.ll
index 19ca7cb17a4..e88b3a579c0 100644
--- a/llvm/test/CodeGen/X86/ins_subreg_coalesce-1.ll
+++ b/llvm/test/CodeGen/X86/ins_subreg_coalesce-1.ll
@@ -1,13 +1,16 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=i686-- -mattr=-bmi | FileCheck %s
define fastcc i32 @t() nounwind {
-entry:
; CHECK-LABEL: t:
-; CHECK: movzwl 0, %eax
-; CHECK: orl $2, %eax
-; CHECK: movw %ax, 0
-; CHECK: shrl $3, %eax
-; CHECK: andl $1, %eax
+; CHECK: # %bb.0: # %walkExprTree.exit
+; CHECK-NEXT: movl 0, %eax
+; CHECK-NEXT: orl $2, %eax
+; CHECK-NEXT: movw %ax, 0
+; CHECK-NEXT: shrl $3, %eax
+; CHECK-NEXT: andl $1, %eax
+; CHECK-NEXT: retl
+entry:
br i1 false, label %UnifiedReturnBlock, label %bb4
bb4: ; preds = %entry
br i1 false, label %bb17, label %bb22
OpenPOWER on IntegriCloud